A reconfigurable processor based on ALU array architecture with limitation on the interconnection

Makoto Okada, Tatsuo Hiramatsu, Hiroshi Nakajima, Makoto Ozone, Katsunori Hirase, Shinji Kimura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Dynamic reconfigurable processor based on ALU array architecture for consumer appliances is described. To implement reconfigurable system on portable or mobile products, we have tried to develop smaller and powerful reconfigurable processor. We have proposed the ALU array architecture with the limitation on the interconnection for area reduction. By the proposed architecture, we could reduce gate size by 63% on interconnections. Also, we have shown that the performance of proposed architecture is almost the same as one without limitations. The proposed processor is a parallel processing processor that consists of a sequencer and an ALU array, adopted multi threading technology. We have developed compilation tools from source codes written in C language for the proposed processor. We demonstrate the software model of the processor using MPEG-4 video decoding application.

Original languageEnglish
Title of host publicationProceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005
Pages152a
DOIs
Publication statusPublished - 2005 Dec 1
Event19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005 - Denver, CO, United States
Duration: 2005 Apr 42005 Apr 8

Publication series

NameProceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005
Volume2005

Conference

Conference19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005
CountryUnited States
CityDenver, CO
Period05/4/405/4/8

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'A reconfigurable processor based on ALU array architecture with limitation on the interconnection'. Together they form a unique fingerprint.

  • Cite this

    Okada, M., Hiramatsu, T., Nakajima, H., Ozone, M., Hirase, K., & Kimura, S. (2005). A reconfigurable processor based on ALU array architecture with limitation on the interconnection. In Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005 (pp. 152a). [1420005] (Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005; Vol. 2005). https://doi.org/10.1109/IPDPS.2005.64