A rule-based and algorithmic approach for logic synthesis

Takeshi Yoshimura

Research output: Contribution to journalArticle

Abstract

This paper presents a logic synthesis system based on a combined rule-based and algorithmic approach, where not only tables for transformation are described as rules, but also a two level logic minimization algorithm is registered as one of the rules. A rule interpreter fires these rules using an effective branch and bound technique. Physical constraints such as longest path lengths between registers, fan-in/out and polarity are checked whenever each rule is applied. The system was implemented in the C language on a SUN workstation and has been applied for actual circuits used in production. The results show that the system generates solutions very close to the manual implementation. They also show that the system with the logic minimization algorithm was skipped.

Original languageEnglish
Pages (from-to)123-127
Number of pages5
JournalFuture Generation Computer Systems
Volume5
Issue number1
DOIs
Publication statusPublished - 1989
Externally publishedYes

Fingerprint

Fires
Networks (circuits)
Logic Synthesis

ASJC Scopus subject areas

  • Computer Science Applications
  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

A rule-based and algorithmic approach for logic synthesis. / Yoshimura, Takeshi.

In: Future Generation Computer Systems, Vol. 5, No. 1, 1989, p. 123-127.

Research output: Contribution to journalArticle

Yoshimura, Takeshi. / A rule-based and algorithmic approach for logic synthesis. In: Future Generation Computer Systems. 1989 ; Vol. 5, No. 1. pp. 123-127.
@article{64b57387b5cb449cb3bff6743ff610fd,
title = "A rule-based and algorithmic approach for logic synthesis",
abstract = "This paper presents a logic synthesis system based on a combined rule-based and algorithmic approach, where not only tables for transformation are described as rules, but also a two level logic minimization algorithm is registered as one of the rules. A rule interpreter fires these rules using an effective branch and bound technique. Physical constraints such as longest path lengths between registers, fan-in/out and polarity are checked whenever each rule is applied. The system was implemented in the C language on a SUN workstation and has been applied for actual circuits used in production. The results show that the system generates solutions very close to the manual implementation. They also show that the system with the logic minimization algorithm was skipped.",
author = "Takeshi Yoshimura",
year = "1989",
doi = "10.1016/0167-739X(89)90029-0",
language = "English",
volume = "5",
pages = "123--127",
journal = "Future Generation Computer Systems",
issn = "0167-739X",
publisher = "Elsevier",
number = "1",

}

TY - JOUR

T1 - A rule-based and algorithmic approach for logic synthesis

AU - Yoshimura, Takeshi

PY - 1989

Y1 - 1989

N2 - This paper presents a logic synthesis system based on a combined rule-based and algorithmic approach, where not only tables for transformation are described as rules, but also a two level logic minimization algorithm is registered as one of the rules. A rule interpreter fires these rules using an effective branch and bound technique. Physical constraints such as longest path lengths between registers, fan-in/out and polarity are checked whenever each rule is applied. The system was implemented in the C language on a SUN workstation and has been applied for actual circuits used in production. The results show that the system generates solutions very close to the manual implementation. They also show that the system with the logic minimization algorithm was skipped.

AB - This paper presents a logic synthesis system based on a combined rule-based and algorithmic approach, where not only tables for transformation are described as rules, but also a two level logic minimization algorithm is registered as one of the rules. A rule interpreter fires these rules using an effective branch and bound technique. Physical constraints such as longest path lengths between registers, fan-in/out and polarity are checked whenever each rule is applied. The system was implemented in the C language on a SUN workstation and has been applied for actual circuits used in production. The results show that the system generates solutions very close to the manual implementation. They also show that the system with the logic minimization algorithm was skipped.

UR - http://www.scopus.com/inward/record.url?scp=0024719158&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024719158&partnerID=8YFLogxK

U2 - 10.1016/0167-739X(89)90029-0

DO - 10.1016/0167-739X(89)90029-0

M3 - Article

AN - SCOPUS:0024719158

VL - 5

SP - 123

EP - 127

JO - Future Generation Computer Systems

JF - Future Generation Computer Systems

SN - 0167-739X

IS - 1

ER -