A selector-based FFT processor and its FPGA implementation

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.

    Original languageEnglish
    Title of host publicationProceedings - International SoC Design Conference 2017, ISOCC 2017
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages88-89
    Number of pages2
    ISBN (Electronic)9781538622858
    DOIs
    Publication statusPublished - 2018 May 29
    Event14th International SoC Design Conference, ISOCC 2017 - Seoul, Korea, Republic of
    Duration: 2017 Nov 52017 Nov 8

    Other

    Other14th International SoC Design Conference, ISOCC 2017
    CountryKorea, Republic of
    CitySeoul
    Period17/11/517/11/8

    Fingerprint

    Fast Fourier transforms
    Field programmable gate arrays (FPGA)
    Signal processing
    Processing

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Hirai, Y., Kawamura, K., Yanagisawa, M., & Togawa, N. (2018). A selector-based FFT processor and its FPGA implementation. In Proceedings - International SoC Design Conference 2017, ISOCC 2017 (pp. 88-89). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2017.8368783

    A selector-based FFT processor and its FPGA implementation. / Hirai, Yuya; Kawamura, Kazushi; Yanagisawa, Masao; Togawa, Nozomu.

    Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., 2018. p. 88-89.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Hirai, Y, Kawamura, K, Yanagisawa, M & Togawa, N 2018, A selector-based FFT processor and its FPGA implementation. in Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., pp. 88-89, 14th International SoC Design Conference, ISOCC 2017, Seoul, Korea, Republic of, 17/11/5. https://doi.org/10.1109/ISOCC.2017.8368783
    Hirai Y, Kawamura K, Yanagisawa M, Togawa N. A selector-based FFT processor and its FPGA implementation. In Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc. 2018. p. 88-89 https://doi.org/10.1109/ISOCC.2017.8368783
    Hirai, Yuya ; Kawamura, Kazushi ; Yanagisawa, Masao ; Togawa, Nozomu. / A selector-based FFT processor and its FPGA implementation. Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 88-89
    @inproceedings{e803e04c2cd443939bf3141fd1ae46cd,
    title = "A selector-based FFT processor and its FPGA implementation",
    abstract = "Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21{\%} and also reduce the number of LUTs by up to 33{\%} compared with a naive FFT processor.",
    author = "Yuya Hirai and Kazushi Kawamura and Masao Yanagisawa and Nozomu Togawa",
    year = "2018",
    month = "5",
    day = "29",
    doi = "10.1109/ISOCC.2017.8368783",
    language = "English",
    pages = "88--89",
    booktitle = "Proceedings - International SoC Design Conference 2017, ISOCC 2017",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - GEN

    T1 - A selector-based FFT processor and its FPGA implementation

    AU - Hirai, Yuya

    AU - Kawamura, Kazushi

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2018/5/29

    Y1 - 2018/5/29

    N2 - Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.

    AB - Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.

    UR - http://www.scopus.com/inward/record.url?scp=85048877455&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=85048877455&partnerID=8YFLogxK

    U2 - 10.1109/ISOCC.2017.8368783

    DO - 10.1109/ISOCC.2017.8368783

    M3 - Conference contribution

    AN - SCOPUS:85048877455

    SP - 88

    EP - 89

    BT - Proceedings - International SoC Design Conference 2017, ISOCC 2017

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -