A SIMD instruction set and functional unit synthesis algorithm with SIMD operation decomposition

Nozomu Togawa, Koichi Tachikake, Yuichiro Miyaoka, Masao Yanagisawa, Tatsuo Ohtsuki

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    This paper focuses on SIMD processor synthesis and proposes a SIMD instruction set/functional unit synthesis algorithm. Given an initial assembly code and a timing constraint, the proposed algorithm synthesizes an area-optimized processor core with optimal SIMD functional units. It also synthesizes a SIMD instruction set. The input initial assembly code is assumed to run on a full-resource SIMD processor (virtual processor) which has all the possible SIMD functional units. In our algorithm, we introduce the SIMD operation decomposition and apply it to the initial assembly code and the full-resource SIMD processor. By gradually reducing SIMD operations or decomposing SIMD operations, we can finally find a processor core with small area under the given timing constraint. The promising experimental results are also shown.

    Original languageEnglish
    Pages (from-to)1340-1349
    Number of pages10
    JournalIEICE Transactions on Information and Systems
    VolumeE88-D
    Issue number7
    DOIs
    Publication statusPublished - 2005 Jul

      Fingerprint

    Keywords

    • Hardware/software cosynthesis
    • Instruction set synthesis
    • Packed SIMD-type functional unit
    • Packed SIMD-type instruction
    • Processor synthesis

    ASJC Scopus subject areas

    • Information Systems
    • Computer Graphics and Computer-Aided Design
    • Software

    Cite this