A sorting-based architecture of finding the first two minimum values for LDPC decoding

Qian Xie; Zhixiang Chen; Xiao Peng; Satoshi Goto

doi:10.1109/CSPA.2011.5759850

A sorting-based architecture of finding the first two minimum values for LDPC decoding

Qian Xie, Zhixiang Chen, Xiao Peng, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

This paper presents an efficient architecture of finding the first two minimum values for row operation in LDPC decoding. Given a set of numbers X, efficient algorithm and its corresponding hardware implementation for finding the first minimum value, min-1st, second minimum value, min-2nd and the position of min-1st are greatly needed in LDPC decoder design. The design is based on sorting-based approach proposed in[10]. Compared to the conventional architecture, our architecture performs better in both speed and area. An extension method is also presented to apply the proposed architecture when the number of inputs is an any positive integer.

Original language	English
Title of host publication	Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011
Pages	95-98
Number of pages	4
DOIs	https://doi.org/10.1109/CSPA.2011.5759850
Publication status	Published - 2011
Event	2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011 - Penang Duration: 2011 Mar 4 → 2011 Mar 6

Other

Other	2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011
City	Penang
Period	11/3/4 → 11/3/6

Keywords

LDPC codes
LDPC decoder
min-sum algoritm
minimum finder
sorting-based architecture

ASJC Scopus subject areas

Signal Processing

Access to Document

10.1109/CSPA.2011.5759850

Fingerprint Dive into the research topics of 'A sorting-based architecture of finding the first two minimum values for LDPC decoding'. Together they form a unique fingerprint.

Cite this

Xie, Q, Chen, Z, Peng, X & Goto, S 2011, A sorting-based architecture of finding the first two minimum values for LDPC decoding. in Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011., 5759850, pp. 95-98, 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011, Penang, 11/3/4. https://doi.org/10.1109/CSPA.2011.5759850

@inproceedings{1541f1297bda42e9861ad74c995def24,

title = "A sorting-based architecture of finding the first two minimum values for LDPC decoding",

abstract = "This paper presents an efficient architecture of finding the first two minimum values for row operation in LDPC decoding. Given a set of numbers X, efficient algorithm and its corresponding hardware implementation for finding the first minimum value, min-1st, second minimum value, min-2nd and the position of min-1st are greatly needed in LDPC decoder design. The design is based on sorting-based approach proposed in[10]. Compared to the conventional architecture, our architecture performs better in both speed and area. An extension method is also presented to apply the proposed architecture when the number of inputs is an any positive integer.",

keywords = "LDPC codes, LDPC decoder, min-sum algoritm, minimum finder, sorting-based architecture",

author = "Qian Xie and Zhixiang Chen and Xiao Peng and Satoshi Goto",

year = "2011",

doi = "10.1109/CSPA.2011.5759850",

language = "English",

isbn = "9781612844145",

pages = "95--98",

booktitle = "Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011",

note = "2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011 ; Conference date: 04-03-2011 Through 06-03-2011",

}

TY - GEN

T1 - A sorting-based architecture of finding the first two minimum values for LDPC decoding

AU - Xie, Qian

AU - Chen, Zhixiang

AU - Peng, Xiao

AU - Goto, Satoshi

PY - 2011

Y1 - 2011

N2 - This paper presents an efficient architecture of finding the first two minimum values for row operation in LDPC decoding. Given a set of numbers X, efficient algorithm and its corresponding hardware implementation for finding the first minimum value, min-1st, second minimum value, min-2nd and the position of min-1st are greatly needed in LDPC decoder design. The design is based on sorting-based approach proposed in[10]. Compared to the conventional architecture, our architecture performs better in both speed and area. An extension method is also presented to apply the proposed architecture when the number of inputs is an any positive integer.

AB - This paper presents an efficient architecture of finding the first two minimum values for row operation in LDPC decoding. Given a set of numbers X, efficient algorithm and its corresponding hardware implementation for finding the first minimum value, min-1st, second minimum value, min-2nd and the position of min-1st are greatly needed in LDPC decoder design. The design is based on sorting-based approach proposed in[10]. Compared to the conventional architecture, our architecture performs better in both speed and area. An extension method is also presented to apply the proposed architecture when the number of inputs is an any positive integer.

KW - LDPC codes

KW - LDPC decoder

KW - min-sum algoritm

KW - minimum finder

KW - sorting-based architecture

UR - http://www.scopus.com/inward/record.url?scp=79957513334&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79957513334&partnerID=8YFLogxK

U2 - 10.1109/CSPA.2011.5759850

DO - 10.1109/CSPA.2011.5759850

M3 - Conference contribution

AN - SCOPUS:79957513334

SN - 9781612844145

SP - 95

EP - 98

BT - Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011

T2 - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011

Y2 - 4 March 2011 through 6 March 2011

ER -