A study of sense-voltage margins in low-voltage-operating embedded DRAM macros

Akira Yamazaki, Fukashi Morishita, Naoya Watanabe, Teruhiko Amano, Masaru Haraguchi, Hideyuki Noda, Atsushi Hachisuka, Katsumi Dosaka, Kazutami Arimoto, Setsuo Wake, Hideyuki Ozaki, Tsutomu Yoshihara

    Research output: Contribution to journalArticle

    Abstract

    The voltage margin of an embedded DRAM's sense operation has been shrinking with the scaling of process technology. A method to estimate this margin would be a key to optimizing the memory array configuration and the size of the sense transistor. In this paper, the voltage margin of the sense operation is theoretically analyzed. The accuracy of the proposed voltage margin model was confirmed on a 0.13-μm eDRAM test chip, and the results of calculation were generally in agreement with the measured results.

    Original languageEnglish
    Pages (from-to)2020-2026
    Number of pages7
    JournalIEICE Transactions on Electronics
    VolumeE88-C
    Issue number10
    DOIs
    Publication statusPublished - 2005 Oct

    Fingerprint

    Dynamic random access storage
    Macros
    Electric potential
    Transistors
    Data storage equipment

    Keywords

    • DRAM
    • Embedded memory
    • Low voltage
    • System on chip
    • Voltage margin

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Yamazaki, A., Morishita, F., Watanabe, N., Amano, T., Haraguchi, M., Noda, H., ... Yoshihara, T. (2005). A study of sense-voltage margins in low-voltage-operating embedded DRAM macros. IEICE Transactions on Electronics, E88-C(10), 2020-2026. https://doi.org/10.1093/ietele/e88-c.10.2020

    A study of sense-voltage margins in low-voltage-operating embedded DRAM macros. / Yamazaki, Akira; Morishita, Fukashi; Watanabe, Naoya; Amano, Teruhiko; Haraguchi, Masaru; Noda, Hideyuki; Hachisuka, Atsushi; Dosaka, Katsumi; Arimoto, Kazutami; Wake, Setsuo; Ozaki, Hideyuki; Yoshihara, Tsutomu.

    In: IEICE Transactions on Electronics, Vol. E88-C, No. 10, 10.2005, p. 2020-2026.

    Research output: Contribution to journalArticle

    Yamazaki, A, Morishita, F, Watanabe, N, Amano, T, Haraguchi, M, Noda, H, Hachisuka, A, Dosaka, K, Arimoto, K, Wake, S, Ozaki, H & Yoshihara, T 2005, 'A study of sense-voltage margins in low-voltage-operating embedded DRAM macros', IEICE Transactions on Electronics, vol. E88-C, no. 10, pp. 2020-2026. https://doi.org/10.1093/ietele/e88-c.10.2020
    Yamazaki A, Morishita F, Watanabe N, Amano T, Haraguchi M, Noda H et al. A study of sense-voltage margins in low-voltage-operating embedded DRAM macros. IEICE Transactions on Electronics. 2005 Oct;E88-C(10):2020-2026. https://doi.org/10.1093/ietele/e88-c.10.2020
    Yamazaki, Akira ; Morishita, Fukashi ; Watanabe, Naoya ; Amano, Teruhiko ; Haraguchi, Masaru ; Noda, Hideyuki ; Hachisuka, Atsushi ; Dosaka, Katsumi ; Arimoto, Kazutami ; Wake, Setsuo ; Ozaki, Hideyuki ; Yoshihara, Tsutomu. / A study of sense-voltage margins in low-voltage-operating embedded DRAM macros. In: IEICE Transactions on Electronics. 2005 ; Vol. E88-C, No. 10. pp. 2020-2026.
    @article{26c7d45a2e00443083c1154e2b1e9bd1,
    title = "A study of sense-voltage margins in low-voltage-operating embedded DRAM macros",
    abstract = "The voltage margin of an embedded DRAM's sense operation has been shrinking with the scaling of process technology. A method to estimate this margin would be a key to optimizing the memory array configuration and the size of the sense transistor. In this paper, the voltage margin of the sense operation is theoretically analyzed. The accuracy of the proposed voltage margin model was confirmed on a 0.13-μm eDRAM test chip, and the results of calculation were generally in agreement with the measured results.",
    keywords = "DRAM, Embedded memory, Low voltage, System on chip, Voltage margin",
    author = "Akira Yamazaki and Fukashi Morishita and Naoya Watanabe and Teruhiko Amano and Masaru Haraguchi and Hideyuki Noda and Atsushi Hachisuka and Katsumi Dosaka and Kazutami Arimoto and Setsuo Wake and Hideyuki Ozaki and Tsutomu Yoshihara",
    year = "2005",
    month = "10",
    doi = "10.1093/ietele/e88-c.10.2020",
    language = "English",
    volume = "E88-C",
    pages = "2020--2026",
    journal = "IEICE Transactions on Electronics",
    issn = "0916-8524",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "10",

    }

    TY - JOUR

    T1 - A study of sense-voltage margins in low-voltage-operating embedded DRAM macros

    AU - Yamazaki, Akira

    AU - Morishita, Fukashi

    AU - Watanabe, Naoya

    AU - Amano, Teruhiko

    AU - Haraguchi, Masaru

    AU - Noda, Hideyuki

    AU - Hachisuka, Atsushi

    AU - Dosaka, Katsumi

    AU - Arimoto, Kazutami

    AU - Wake, Setsuo

    AU - Ozaki, Hideyuki

    AU - Yoshihara, Tsutomu

    PY - 2005/10

    Y1 - 2005/10

    N2 - The voltage margin of an embedded DRAM's sense operation has been shrinking with the scaling of process technology. A method to estimate this margin would be a key to optimizing the memory array configuration and the size of the sense transistor. In this paper, the voltage margin of the sense operation is theoretically analyzed. The accuracy of the proposed voltage margin model was confirmed on a 0.13-μm eDRAM test chip, and the results of calculation were generally in agreement with the measured results.

    AB - The voltage margin of an embedded DRAM's sense operation has been shrinking with the scaling of process technology. A method to estimate this margin would be a key to optimizing the memory array configuration and the size of the sense transistor. In this paper, the voltage margin of the sense operation is theoretically analyzed. The accuracy of the proposed voltage margin model was confirmed on a 0.13-μm eDRAM test chip, and the results of calculation were generally in agreement with the measured results.

    KW - DRAM

    KW - Embedded memory

    KW - Low voltage

    KW - System on chip

    KW - Voltage margin

    UR - http://www.scopus.com/inward/record.url?scp=33645559062&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=33645559062&partnerID=8YFLogxK

    U2 - 10.1093/ietele/e88-c.10.2020

    DO - 10.1093/ietele/e88-c.10.2020

    M3 - Article

    AN - SCOPUS:33645559062

    VL - E88-C

    SP - 2020

    EP - 2026

    JO - IEICE Transactions on Electronics

    JF - IEICE Transactions on Electronics

    SN - 0916-8524

    IS - 10

    ER -