Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems

Akram Ben Ahmed, Michael Conrad Meyer, Yuichi Okuyama, Abderazek Ben Abdallah

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

The advent of deep sub-micron and 3D integration technologies has exacerbated reliability issues in packet-switched on-chip interconnection networks. A lot of researches have been conducted in order to make these systems immune to any short-term malfunction or permanent physical damage while minimizing the performance degradation as much as possible. In this paper, we present an adaptive Error-, and Traffic-aware 3D-NoC router architecture, called 3D-Fault-Tolerant-OASIS (3D-FTO). 3D-FTO manages to avoid the system failure at the presence of a large number of faults and addresses the fault occurrence in links, input-buffers, and the crossbar, where the faults are more often to happen. The proposed 3D-FTO system was synthesized using Synopsis Design Compiler at 45nm CMOS process technology. Evaluation results show that our 3D-FTO is able to work around different kinds of faults ensuring graceful performance degradation while minimizing the additional hardware complexity and remaining power-efficient.

Original languageEnglish
Title of host publicationProceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages197-204
Number of pages8
ISBN (Electronic)9781479943050
DOIs
Publication statusPublished - 2014 Jan 1
Externally publishedYes
Event2014 8th IEEE International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014 - Aizu-Wakamatsu, Japan
Duration: 2014 Sep 232014 Sep 25

Other

Other2014 8th IEEE International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014
CountryJapan
CityAizu-Wakamatsu
Period14/9/2314/9/25

Fingerprint

Routers
Degradation
Immune system
Hardware
Network-on-chip

Keywords

  • 3D NoC
  • Adaptive
  • Error-aware
  • Traffic-aware

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Ahmed, A. B., Meyer, M. C., Okuyama, Y., & Abdallah, A. B. (2014). Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems. In Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014 (pp. 197-204). [6949472] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MCSoC.2014.36

Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems. / Ahmed, Akram Ben; Meyer, Michael Conrad; Okuyama, Yuichi; Abdallah, Abderazek Ben.

Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 197-204 6949472.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ahmed, AB, Meyer, MC, Okuyama, Y & Abdallah, AB 2014, Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems. in Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014., 6949472, Institute of Electrical and Electronics Engineers Inc., pp. 197-204, 2014 8th IEEE International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014, Aizu-Wakamatsu, Japan, 14/9/23. https://doi.org/10.1109/MCSoC.2014.36
Ahmed AB, Meyer MC, Okuyama Y, Abdallah AB. Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems. In Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 197-204. 6949472 https://doi.org/10.1109/MCSoC.2014.36
Ahmed, Akram Ben ; Meyer, Michael Conrad ; Okuyama, Yuichi ; Abdallah, Abderazek Ben. / Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems. Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 197-204
@inproceedings{11c8a7df73bb44dc9daa5bf7b0bc94e8,
title = "Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems",
abstract = "The advent of deep sub-micron and 3D integration technologies has exacerbated reliability issues in packet-switched on-chip interconnection networks. A lot of researches have been conducted in order to make these systems immune to any short-term malfunction or permanent physical damage while minimizing the performance degradation as much as possible. In this paper, we present an adaptive Error-, and Traffic-aware 3D-NoC router architecture, called 3D-Fault-Tolerant-OASIS (3D-FTO). 3D-FTO manages to avoid the system failure at the presence of a large number of faults and addresses the fault occurrence in links, input-buffers, and the crossbar, where the faults are more often to happen. The proposed 3D-FTO system was synthesized using Synopsis Design Compiler at 45nm CMOS process technology. Evaluation results show that our 3D-FTO is able to work around different kinds of faults ensuring graceful performance degradation while minimizing the additional hardware complexity and remaining power-efficient.",
keywords = "3D NoC, Adaptive, Error-aware, Traffic-aware",
author = "Ahmed, {Akram Ben} and Meyer, {Michael Conrad} and Yuichi Okuyama and Abdallah, {Abderazek Ben}",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/MCSoC.2014.36",
language = "English",
pages = "197--204",
booktitle = "Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Adaptive error- and traffic-aware router architecture for 3D network-on-chip systems

AU - Ahmed, Akram Ben

AU - Meyer, Michael Conrad

AU - Okuyama, Yuichi

AU - Abdallah, Abderazek Ben

PY - 2014/1/1

Y1 - 2014/1/1

N2 - The advent of deep sub-micron and 3D integration technologies has exacerbated reliability issues in packet-switched on-chip interconnection networks. A lot of researches have been conducted in order to make these systems immune to any short-term malfunction or permanent physical damage while minimizing the performance degradation as much as possible. In this paper, we present an adaptive Error-, and Traffic-aware 3D-NoC router architecture, called 3D-Fault-Tolerant-OASIS (3D-FTO). 3D-FTO manages to avoid the system failure at the presence of a large number of faults and addresses the fault occurrence in links, input-buffers, and the crossbar, where the faults are more often to happen. The proposed 3D-FTO system was synthesized using Synopsis Design Compiler at 45nm CMOS process technology. Evaluation results show that our 3D-FTO is able to work around different kinds of faults ensuring graceful performance degradation while minimizing the additional hardware complexity and remaining power-efficient.

AB - The advent of deep sub-micron and 3D integration technologies has exacerbated reliability issues in packet-switched on-chip interconnection networks. A lot of researches have been conducted in order to make these systems immune to any short-term malfunction or permanent physical damage while minimizing the performance degradation as much as possible. In this paper, we present an adaptive Error-, and Traffic-aware 3D-NoC router architecture, called 3D-Fault-Tolerant-OASIS (3D-FTO). 3D-FTO manages to avoid the system failure at the presence of a large number of faults and addresses the fault occurrence in links, input-buffers, and the crossbar, where the faults are more often to happen. The proposed 3D-FTO system was synthesized using Synopsis Design Compiler at 45nm CMOS process technology. Evaluation results show that our 3D-FTO is able to work around different kinds of faults ensuring graceful performance degradation while minimizing the additional hardware complexity and remaining power-efficient.

KW - 3D NoC

KW - Adaptive

KW - Error-aware

KW - Traffic-aware

UR - http://www.scopus.com/inward/record.url?scp=84917735559&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84917735559&partnerID=8YFLogxK

U2 - 10.1109/MCSoC.2014.36

DO - 10.1109/MCSoC.2014.36

M3 - Conference contribution

AN - SCOPUS:84917735559

SP - 197

EP - 204

BT - Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014

PB - Institute of Electrical and Electronics Engineers Inc.

ER -