Adaptive router with predictor using congestion degree for 3D Network-on-Chip

Lian Zeng, Xin Jiang, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

As the technology of chip multiprocessors (CMPs) is evolved, the performance of 2D architecture becomes insufficient to meet various requirements, and three-dimensional integrated circuits (3D-ICs) provide an attractive solution to improve network performance by using through silicon via (TSV). However, there are more transmitted packets in 3D network and congestion condition becomes more complex. The performance of network depends critically on its routing algorithm. Various routing algorithms have been proposed for 3D NoCs. Adaptive routing algorithm that merges local congestion and future congestion information was proposed in [9]. But the congestion used in it is roughly estimated, not very precise, but network performance is affected by the congestion significantly. In this paper, we propose a more precise congestion for predictor based on [9] and implement it in 3D NoCs. The proposed method is proved to have better latency and throughput than traditional routing methods like XY routing and Odd-even routing.

Original languageEnglish
Title of host publicationISOCC 2013 - 2013 International SoC Design Conference
PublisherIEEE Computer Society
Pages46-49
Number of pages4
ISBN (Print)9781479911417
DOIs
Publication statusPublished - 2013
Event2013 International SoC Design Conference, ISOCC 2013 - Busan
Duration: 2013 Nov 172013 Nov 19

Other

Other2013 International SoC Design Conference, ISOCC 2013
CityBusan
Period13/11/1713/11/19

Fingerprint

Routing algorithms
Routers
Network performance
Adaptive algorithms
Throughput
Silicon
Network-on-chip

Keywords

  • 3D Network-on-Chip
  • Adaptive routing
  • Congestion
  • prediction algorithm

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Zeng, L., Jiang, X., & Watanabe, T. (2013). Adaptive router with predictor using congestion degree for 3D Network-on-Chip. In ISOCC 2013 - 2013 International SoC Design Conference (pp. 46-49). [6863982] IEEE Computer Society. https://doi.org/10.1109/ISOCC.2013.6863982

Adaptive router with predictor using congestion degree for 3D Network-on-Chip. / Zeng, Lian; Jiang, Xin; Watanabe, Takahiro.

ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society, 2013. p. 46-49 6863982.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zeng, L, Jiang, X & Watanabe, T 2013, Adaptive router with predictor using congestion degree for 3D Network-on-Chip. in ISOCC 2013 - 2013 International SoC Design Conference., 6863982, IEEE Computer Society, pp. 46-49, 2013 International SoC Design Conference, ISOCC 2013, Busan, 13/11/17. https://doi.org/10.1109/ISOCC.2013.6863982
Zeng L, Jiang X, Watanabe T. Adaptive router with predictor using congestion degree for 3D Network-on-Chip. In ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society. 2013. p. 46-49. 6863982 https://doi.org/10.1109/ISOCC.2013.6863982
Zeng, Lian ; Jiang, Xin ; Watanabe, Takahiro. / Adaptive router with predictor using congestion degree for 3D Network-on-Chip. ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society, 2013. pp. 46-49
@inproceedings{1600861da4704628af62a7d0829deca0,
title = "Adaptive router with predictor using congestion degree for 3D Network-on-Chip",
abstract = "As the technology of chip multiprocessors (CMPs) is evolved, the performance of 2D architecture becomes insufficient to meet various requirements, and three-dimensional integrated circuits (3D-ICs) provide an attractive solution to improve network performance by using through silicon via (TSV). However, there are more transmitted packets in 3D network and congestion condition becomes more complex. The performance of network depends critically on its routing algorithm. Various routing algorithms have been proposed for 3D NoCs. Adaptive routing algorithm that merges local congestion and future congestion information was proposed in [9]. But the congestion used in it is roughly estimated, not very precise, but network performance is affected by the congestion significantly. In this paper, we propose a more precise congestion for predictor based on [9] and implement it in 3D NoCs. The proposed method is proved to have better latency and throughput than traditional routing methods like XY routing and Odd-even routing.",
keywords = "3D Network-on-Chip, Adaptive routing, Congestion, prediction algorithm",
author = "Lian Zeng and Xin Jiang and Takahiro Watanabe",
year = "2013",
doi = "10.1109/ISOCC.2013.6863982",
language = "English",
isbn = "9781479911417",
pages = "46--49",
booktitle = "ISOCC 2013 - 2013 International SoC Design Conference",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Adaptive router with predictor using congestion degree for 3D Network-on-Chip

AU - Zeng, Lian

AU - Jiang, Xin

AU - Watanabe, Takahiro

PY - 2013

Y1 - 2013

N2 - As the technology of chip multiprocessors (CMPs) is evolved, the performance of 2D architecture becomes insufficient to meet various requirements, and three-dimensional integrated circuits (3D-ICs) provide an attractive solution to improve network performance by using through silicon via (TSV). However, there are more transmitted packets in 3D network and congestion condition becomes more complex. The performance of network depends critically on its routing algorithm. Various routing algorithms have been proposed for 3D NoCs. Adaptive routing algorithm that merges local congestion and future congestion information was proposed in [9]. But the congestion used in it is roughly estimated, not very precise, but network performance is affected by the congestion significantly. In this paper, we propose a more precise congestion for predictor based on [9] and implement it in 3D NoCs. The proposed method is proved to have better latency and throughput than traditional routing methods like XY routing and Odd-even routing.

AB - As the technology of chip multiprocessors (CMPs) is evolved, the performance of 2D architecture becomes insufficient to meet various requirements, and three-dimensional integrated circuits (3D-ICs) provide an attractive solution to improve network performance by using through silicon via (TSV). However, there are more transmitted packets in 3D network and congestion condition becomes more complex. The performance of network depends critically on its routing algorithm. Various routing algorithms have been proposed for 3D NoCs. Adaptive routing algorithm that merges local congestion and future congestion information was proposed in [9]. But the congestion used in it is roughly estimated, not very precise, but network performance is affected by the congestion significantly. In this paper, we propose a more precise congestion for predictor based on [9] and implement it in 3D NoCs. The proposed method is proved to have better latency and throughput than traditional routing methods like XY routing and Odd-even routing.

KW - 3D Network-on-Chip

KW - Adaptive routing

KW - Congestion

KW - prediction algorithm

UR - http://www.scopus.com/inward/record.url?scp=84906893345&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84906893345&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2013.6863982

DO - 10.1109/ISOCC.2013.6863982

M3 - Conference contribution

AN - SCOPUS:84906893345

SN - 9781479911417

SP - 46

EP - 49

BT - ISOCC 2013 - 2013 International SoC Design Conference

PB - IEEE Computer Society

ER -