Adaptive sub-sampling based reconfigurable SAD tree architecture for HDTV application

Yiqing Huang, Qin Liu, Satoshi Goto, Takeshi Ikenaga

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper presents a reconfigurable SAD Tree (RSADT) architecture based on adaptive sub-sampling algorithm for HDTV application. Firstly, to obtain the the feature of HDTV picture, pixel difference analysis is applied on each macroblock (MB). Three hardware friendly sub-sampling patterns are selected adaptively to release complexity of homogeneous MB and keep video quality for texture MB. Secondly, since two pipeline stages are inserted, the whole clock speed of RSADT structure is enhanced. Thirdly, to solve data reuse and hardware utilization problem of adaptive algorithm, the RSADT structure adopts pixel data organization in both memory and architecture level, which leads to full data reuse and hardware utilization. Additionally, a cross reuse structure is proposed to efficiently generate 16 pixel scaled configurable SAD (sum of absolute difference). Experimental results show that, our RSADT architecture can averagely save 61.71% processing cycles for integer motion estimation engine and accomplish twice or four times processing capability for homogeneous MBs. The maximum clock frequency of our design is 208 MHz under TSMC 0.18 μm technology in worst work conditions(1.62 V, 125°C). Furthermore, the proposed algorithm and reconfigurable structure are favorable to power aware real-time encoding system.

Original languageEnglish
Pages (from-to)2819-2829
Number of pages11
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE92-A
Issue number11
DOIs
Publication statusPublished - 2009 Nov

Fingerprint

Subsampling
High definition television
Pixels
Sampling
Hardware
Clocks
Data Reuse
Pixel
Tree Structure
Motion estimation
Processing
Adaptive algorithms
Pipelines
Textures
Video Quality
Engines
Motion Estimation
Data storage equipment
Adaptive Algorithm
Reuse

Keywords

  • H.264/AVC
  • HDTV
  • Reconfigurable architecture
  • SAD tree
  • VLSI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

Adaptive sub-sampling based reconfigurable SAD tree architecture for HDTV application. / Huang, Yiqing; Liu, Qin; Goto, Satoshi; Ikenaga, Takeshi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E92-A, No. 11, 11.2009, p. 2819-2829.

Research output: Contribution to journalArticle

@article{aa59cb63c75744a286c5b23b342ea3ad,
title = "Adaptive sub-sampling based reconfigurable SAD tree architecture for HDTV application",
abstract = "This paper presents a reconfigurable SAD Tree (RSADT) architecture based on adaptive sub-sampling algorithm for HDTV application. Firstly, to obtain the the feature of HDTV picture, pixel difference analysis is applied on each macroblock (MB). Three hardware friendly sub-sampling patterns are selected adaptively to release complexity of homogeneous MB and keep video quality for texture MB. Secondly, since two pipeline stages are inserted, the whole clock speed of RSADT structure is enhanced. Thirdly, to solve data reuse and hardware utilization problem of adaptive algorithm, the RSADT structure adopts pixel data organization in both memory and architecture level, which leads to full data reuse and hardware utilization. Additionally, a cross reuse structure is proposed to efficiently generate 16 pixel scaled configurable SAD (sum of absolute difference). Experimental results show that, our RSADT architecture can averagely save 61.71{\%} processing cycles for integer motion estimation engine and accomplish twice or four times processing capability for homogeneous MBs. The maximum clock frequency of our design is 208 MHz under TSMC 0.18 μm technology in worst work conditions(1.62 V, 125°C). Furthermore, the proposed algorithm and reconfigurable structure are favorable to power aware real-time encoding system.",
keywords = "H.264/AVC, HDTV, Reconfigurable architecture, SAD tree, VLSI",
author = "Yiqing Huang and Qin Liu and Satoshi Goto and Takeshi Ikenaga",
year = "2009",
month = "11",
doi = "10.1587/transfun.E92.A.2819",
language = "English",
volume = "E92-A",
pages = "2819--2829",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "11",

}

TY - JOUR

T1 - Adaptive sub-sampling based reconfigurable SAD tree architecture for HDTV application

AU - Huang, Yiqing

AU - Liu, Qin

AU - Goto, Satoshi

AU - Ikenaga, Takeshi

PY - 2009/11

Y1 - 2009/11

N2 - This paper presents a reconfigurable SAD Tree (RSADT) architecture based on adaptive sub-sampling algorithm for HDTV application. Firstly, to obtain the the feature of HDTV picture, pixel difference analysis is applied on each macroblock (MB). Three hardware friendly sub-sampling patterns are selected adaptively to release complexity of homogeneous MB and keep video quality for texture MB. Secondly, since two pipeline stages are inserted, the whole clock speed of RSADT structure is enhanced. Thirdly, to solve data reuse and hardware utilization problem of adaptive algorithm, the RSADT structure adopts pixel data organization in both memory and architecture level, which leads to full data reuse and hardware utilization. Additionally, a cross reuse structure is proposed to efficiently generate 16 pixel scaled configurable SAD (sum of absolute difference). Experimental results show that, our RSADT architecture can averagely save 61.71% processing cycles for integer motion estimation engine and accomplish twice or four times processing capability for homogeneous MBs. The maximum clock frequency of our design is 208 MHz under TSMC 0.18 μm technology in worst work conditions(1.62 V, 125°C). Furthermore, the proposed algorithm and reconfigurable structure are favorable to power aware real-time encoding system.

AB - This paper presents a reconfigurable SAD Tree (RSADT) architecture based on adaptive sub-sampling algorithm for HDTV application. Firstly, to obtain the the feature of HDTV picture, pixel difference analysis is applied on each macroblock (MB). Three hardware friendly sub-sampling patterns are selected adaptively to release complexity of homogeneous MB and keep video quality for texture MB. Secondly, since two pipeline stages are inserted, the whole clock speed of RSADT structure is enhanced. Thirdly, to solve data reuse and hardware utilization problem of adaptive algorithm, the RSADT structure adopts pixel data organization in both memory and architecture level, which leads to full data reuse and hardware utilization. Additionally, a cross reuse structure is proposed to efficiently generate 16 pixel scaled configurable SAD (sum of absolute difference). Experimental results show that, our RSADT architecture can averagely save 61.71% processing cycles for integer motion estimation engine and accomplish twice or four times processing capability for homogeneous MBs. The maximum clock frequency of our design is 208 MHz under TSMC 0.18 μm technology in worst work conditions(1.62 V, 125°C). Furthermore, the proposed algorithm and reconfigurable structure are favorable to power aware real-time encoding system.

KW - H.264/AVC

KW - HDTV

KW - Reconfigurable architecture

KW - SAD tree

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=77952645553&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77952645553&partnerID=8YFLogxK

U2 - 10.1587/transfun.E92.A.2819

DO - 10.1587/transfun.E92.A.2819

M3 - Article

AN - SCOPUS:77952645553

VL - E92-A

SP - 2819

EP - 2829

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 11

ER -