An 18.5ns 128Mb SOI DRAM with a floating body cell

Takashi Ohsawa, Katsuyuki Fujita, Kosuke Hatsuda, Tomoki Higashi, Mutsuo Morikado, Yoshihiro Minami, Tomoaki Shino, Hiroomi Nakajima, Kazumi Inoh, Takeshi Hamamoto, Shigeyoshi Watanabe

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

A dynamic latch sense amplifier/bit line replenishes "1" cells with holes lost during word line cycles and reduces the refresh busy rate. A multi-averaging method of dummy cells over 128 pairs of "1s" and "0s" enhances the sense margin and contributes to the 18.5ns access time. The 25.7ns virtually static RAM (VSRAM) mode is realized by taking advantage of the cell's quasi non-destructive read-out.

Original languageEnglish
Article number25.1
JournalDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume48
Publication statusPublished - 2005
Externally publishedYes

Fingerprint

Dynamic random access storage
Random access storage

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Ohsawa, T., Fujita, K., Hatsuda, K., Higashi, T., Morikado, M., Minami, Y., ... Watanabe, S. (2005). An 18.5ns 128Mb SOI DRAM with a floating body cell. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 48, [25.1].

An 18.5ns 128Mb SOI DRAM with a floating body cell. / Ohsawa, Takashi; Fujita, Katsuyuki; Hatsuda, Kosuke; Higashi, Tomoki; Morikado, Mutsuo; Minami, Yoshihiro; Shino, Tomoaki; Nakajima, Hiroomi; Inoh, Kazumi; Hamamoto, Takeshi; Watanabe, Shigeyoshi.

In: Digest of Technical Papers - IEEE International Solid-State Circuits Conference, Vol. 48, 25.1, 2005.

Research output: Contribution to journalArticle

Ohsawa, T, Fujita, K, Hatsuda, K, Higashi, T, Morikado, M, Minami, Y, Shino, T, Nakajima, H, Inoh, K, Hamamoto, T & Watanabe, S 2005, 'An 18.5ns 128Mb SOI DRAM with a floating body cell', Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 48, 25.1.
Ohsawa, Takashi ; Fujita, Katsuyuki ; Hatsuda, Kosuke ; Higashi, Tomoki ; Morikado, Mutsuo ; Minami, Yoshihiro ; Shino, Tomoaki ; Nakajima, Hiroomi ; Inoh, Kazumi ; Hamamoto, Takeshi ; Watanabe, Shigeyoshi. / An 18.5ns 128Mb SOI DRAM with a floating body cell. In: Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2005 ; Vol. 48.
@article{afa850f8d1d749c3a0135d74c9fc4b66,
title = "An 18.5ns 128Mb SOI DRAM with a floating body cell",
abstract = "A dynamic latch sense amplifier/bit line replenishes {"}1{"} cells with holes lost during word line cycles and reduces the refresh busy rate. A multi-averaging method of dummy cells over 128 pairs of {"}1s{"} and {"}0s{"} enhances the sense margin and contributes to the 18.5ns access time. The 25.7ns virtually static RAM (VSRAM) mode is realized by taking advantage of the cell's quasi non-destructive read-out.",
author = "Takashi Ohsawa and Katsuyuki Fujita and Kosuke Hatsuda and Tomoki Higashi and Mutsuo Morikado and Yoshihiro Minami and Tomoaki Shino and Hiroomi Nakajima and Kazumi Inoh and Takeshi Hamamoto and Shigeyoshi Watanabe",
year = "2005",
language = "English",
volume = "48",
journal = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
issn = "0193-6530",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - An 18.5ns 128Mb SOI DRAM with a floating body cell

AU - Ohsawa, Takashi

AU - Fujita, Katsuyuki

AU - Hatsuda, Kosuke

AU - Higashi, Tomoki

AU - Morikado, Mutsuo

AU - Minami, Yoshihiro

AU - Shino, Tomoaki

AU - Nakajima, Hiroomi

AU - Inoh, Kazumi

AU - Hamamoto, Takeshi

AU - Watanabe, Shigeyoshi

PY - 2005

Y1 - 2005

N2 - A dynamic latch sense amplifier/bit line replenishes "1" cells with holes lost during word line cycles and reduces the refresh busy rate. A multi-averaging method of dummy cells over 128 pairs of "1s" and "0s" enhances the sense margin and contributes to the 18.5ns access time. The 25.7ns virtually static RAM (VSRAM) mode is realized by taking advantage of the cell's quasi non-destructive read-out.

AB - A dynamic latch sense amplifier/bit line replenishes "1" cells with holes lost during word line cycles and reduces the refresh busy rate. A multi-averaging method of dummy cells over 128 pairs of "1s" and "0s" enhances the sense margin and contributes to the 18.5ns access time. The 25.7ns virtually static RAM (VSRAM) mode is realized by taking advantage of the cell's quasi non-destructive read-out.

UR - http://www.scopus.com/inward/record.url?scp=28144451149&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=28144451149&partnerID=8YFLogxK

M3 - Article

VL - 48

JO - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

JF - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SN - 0193-6530

M1 - 25.1

ER -