An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler

Masayuki Ito, Toshihiro Hattori, Yutaka Yoshida, Kiyoshi Hayase, Tomoichi Hayashi, Osamu Nishii, Yoshihiko Yasu, Atsushi Hasegawa, Masashi Takada, Masaki Ito, Hiroyuki Mizuno, Kunio Uchiyama, Toshihiko Odaka, Jun Shirako, Masayoshi Mase, Keiji Kimura, Hironori Kasahara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    32 Citations (Scopus)

    Abstract

    A 104.8mm2 90nm CMOS 600MHz SoC integrates 8 processor cores and 8 user RAMs in 17 separate power domains and delivers 33.6GFLOPS. An automatic parallelizing compiler assigns tasks to each CPU and controls its power mode including power supply in accordance with its processing load and status. The compiler also uses barrier registers to achieve fast and accurate CPU synchronization.

    Original languageEnglish
    Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
    Volume51
    DOIs
    Publication statusPublished - 2008
    Event2008 IEEE International Solid State Circuits Conference, ISSCC - San Francisco, CA
    Duration: 2008 Feb 32008 Feb 7

    Other

    Other2008 IEEE International Solid State Circuits Conference, ISSCC
    CitySan Francisco, CA
    Period08/2/308/2/7

    Fingerprint

    Random access storage
    Program processors
    Power control
    Synchronization
    Processing
    System-on-chip

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Hardware and Architecture

    Cite this

    Ito, M., Hattori, T., Yoshida, Y., Hayase, K., Hayashi, T., Nishii, O., ... Kasahara, H. (2008). An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 51). [4523071] https://doi.org/10.1109/ISSCC.2008.4523071

    An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler. / Ito, Masayuki; Hattori, Toshihiro; Yoshida, Yutaka; Hayase, Kiyoshi; Hayashi, Tomoichi; Nishii, Osamu; Yasu, Yoshihiko; Hasegawa, Atsushi; Takada, Masashi; Ito, Masaki; Mizuno, Hiroyuki; Uchiyama, Kunio; Odaka, Toshihiko; Shirako, Jun; Mase, Masayoshi; Kimura, Keiji; Kasahara, Hironori.

    Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 51 2008. 4523071.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Ito, M, Hattori, T, Yoshida, Y, Hayase, K, Hayashi, T, Nishii, O, Yasu, Y, Hasegawa, A, Takada, M, Ito, M, Mizuno, H, Uchiyama, K, Odaka, T, Shirako, J, Mase, M, Kimura, K & Kasahara, H 2008, An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 51, 4523071, 2008 IEEE International Solid State Circuits Conference, ISSCC, San Francisco, CA, 08/2/3. https://doi.org/10.1109/ISSCC.2008.4523071
    Ito M, Hattori T, Yoshida Y, Hayase K, Hayashi T, Nishii O et al. An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 51. 2008. 4523071 https://doi.org/10.1109/ISSCC.2008.4523071
    Ito, Masayuki ; Hattori, Toshihiro ; Yoshida, Yutaka ; Hayase, Kiyoshi ; Hayashi, Tomoichi ; Nishii, Osamu ; Yasu, Yoshihiko ; Hasegawa, Atsushi ; Takada, Masashi ; Ito, Masaki ; Mizuno, Hiroyuki ; Uchiyama, Kunio ; Odaka, Toshihiko ; Shirako, Jun ; Mase, Masayoshi ; Kimura, Keiji ; Kasahara, Hironori. / An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 51 2008.
    @inproceedings{38729cc8622345f2a3c5b69525faa846,
    title = "An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler",
    abstract = "A 104.8mm2 90nm CMOS 600MHz SoC integrates 8 processor cores and 8 user RAMs in 17 separate power domains and delivers 33.6GFLOPS. An automatic parallelizing compiler assigns tasks to each CPU and controls its power mode including power supply in accordance with its processing load and status. The compiler also uses barrier registers to achieve fast and accurate CPU synchronization.",
    author = "Masayuki Ito and Toshihiro Hattori and Yutaka Yoshida and Kiyoshi Hayase and Tomoichi Hayashi and Osamu Nishii and Yoshihiko Yasu and Atsushi Hasegawa and Masashi Takada and Masaki Ito and Hiroyuki Mizuno and Kunio Uchiyama and Toshihiko Odaka and Jun Shirako and Masayoshi Mase and Keiji Kimura and Hironori Kasahara",
    year = "2008",
    doi = "10.1109/ISSCC.2008.4523071",
    language = "English",
    isbn = "9781424420100",
    volume = "51",
    booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

    }

    TY - GEN

    T1 - An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler

    AU - Ito, Masayuki

    AU - Hattori, Toshihiro

    AU - Yoshida, Yutaka

    AU - Hayase, Kiyoshi

    AU - Hayashi, Tomoichi

    AU - Nishii, Osamu

    AU - Yasu, Yoshihiko

    AU - Hasegawa, Atsushi

    AU - Takada, Masashi

    AU - Ito, Masaki

    AU - Mizuno, Hiroyuki

    AU - Uchiyama, Kunio

    AU - Odaka, Toshihiko

    AU - Shirako, Jun

    AU - Mase, Masayoshi

    AU - Kimura, Keiji

    AU - Kasahara, Hironori

    PY - 2008

    Y1 - 2008

    N2 - A 104.8mm2 90nm CMOS 600MHz SoC integrates 8 processor cores and 8 user RAMs in 17 separate power domains and delivers 33.6GFLOPS. An automatic parallelizing compiler assigns tasks to each CPU and controls its power mode including power supply in accordance with its processing load and status. The compiler also uses barrier registers to achieve fast and accurate CPU synchronization.

    AB - A 104.8mm2 90nm CMOS 600MHz SoC integrates 8 processor cores and 8 user RAMs in 17 separate power domains and delivers 33.6GFLOPS. An automatic parallelizing compiler assigns tasks to each CPU and controls its power mode including power supply in accordance with its processing load and status. The compiler also uses barrier registers to achieve fast and accurate CPU synchronization.

    UR - http://www.scopus.com/inward/record.url?scp=49549086225&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=49549086225&partnerID=8YFLogxK

    U2 - 10.1109/ISSCC.2008.4523071

    DO - 10.1109/ISSCC.2008.4523071

    M3 - Conference contribution

    AN - SCOPUS:49549086225

    SN - 9781424420100

    VL - 51

    BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

    ER -