An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture

Hiroshi Makino, Yasunobu Nakase, Hiroaki Suzuki, Hiroyuki Morinaka, Hirofumi Shinohara, Koichiro Mashiko

Research output: Contribution to journalArticle

102 Citations (Scopus)

Abstract

A high speed redundant binary (RB) architecture, which is optimized for the fast CMOS parallel multiplier, is developed. This architecture enables one to convert a pair of partial products in normal binary (NB) form to one RB number with no additional circuit. We improved the RB adder (RBA) circuit so that it can make a fast addition of the RB partial products. We also simplified the converter circuit that converts the final RB number into the corresponding NB number. The carry propagation path of the converter circuit is carried out with only multiplexer circuits. A 54 × 54-bit multiplier is designed with this architecture. It is fabricated by 0.5 μm CMOS with triple level metal technology. The active area size is 3.05 × 3.08 mm2 and the number of transistors is 78,800. This is the smallest number for all 54 × 54-bit multipliers ever reported. Under the condition of 3.3 V supply voltage, the chip achieves 8.8 ns multiplication time. The power dissipation of 540 mW is estimated for the operating frequency of 100 MHz. These are, so far, the fastest speed and the lowest power for 54 × 54-bit multipliers with 0.5-μm CMOS.

Original languageEnglish
Pages (from-to)773-782
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume31
Issue number6
DOIs
Publication statusPublished - 1996 Jun
Externally publishedYes

Fingerprint

Networks (circuits)
Adders
Energy dissipation
Transistors
Electric potential
Metals

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture. / Makino, Hiroshi; Nakase, Yasunobu; Suzuki, Hiroaki; Morinaka, Hiroyuki; Shinohara, Hirofumi; Mashiko, Koichiro.

In: IEEE Journal of Solid-State Circuits, Vol. 31, No. 6, 06.1996, p. 773-782.

Research output: Contribution to journalArticle

Makino, Hiroshi ; Nakase, Yasunobu ; Suzuki, Hiroaki ; Morinaka, Hiroyuki ; Shinohara, Hirofumi ; Mashiko, Koichiro. / An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture. In: IEEE Journal of Solid-State Circuits. 1996 ; Vol. 31, No. 6. pp. 773-782.
@article{d3dc2d5b726f44b6b76178489ce7fa85,
title = "An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture",
abstract = "A high speed redundant binary (RB) architecture, which is optimized for the fast CMOS parallel multiplier, is developed. This architecture enables one to convert a pair of partial products in normal binary (NB) form to one RB number with no additional circuit. We improved the RB adder (RBA) circuit so that it can make a fast addition of the RB partial products. We also simplified the converter circuit that converts the final RB number into the corresponding NB number. The carry propagation path of the converter circuit is carried out with only multiplexer circuits. A 54 × 54-bit multiplier is designed with this architecture. It is fabricated by 0.5 μm CMOS with triple level metal technology. The active area size is 3.05 × 3.08 mm2 and the number of transistors is 78,800. This is the smallest number for all 54 × 54-bit multipliers ever reported. Under the condition of 3.3 V supply voltage, the chip achieves 8.8 ns multiplication time. The power dissipation of 540 mW is estimated for the operating frequency of 100 MHz. These are, so far, the fastest speed and the lowest power for 54 × 54-bit multipliers with 0.5-μm CMOS.",
author = "Hiroshi Makino and Yasunobu Nakase and Hiroaki Suzuki and Hiroyuki Morinaka and Hirofumi Shinohara and Koichiro Mashiko",
year = "1996",
month = "6",
doi = "10.1109/4.509863",
language = "English",
volume = "31",
pages = "773--782",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture

AU - Makino, Hiroshi

AU - Nakase, Yasunobu

AU - Suzuki, Hiroaki

AU - Morinaka, Hiroyuki

AU - Shinohara, Hirofumi

AU - Mashiko, Koichiro

PY - 1996/6

Y1 - 1996/6

N2 - A high speed redundant binary (RB) architecture, which is optimized for the fast CMOS parallel multiplier, is developed. This architecture enables one to convert a pair of partial products in normal binary (NB) form to one RB number with no additional circuit. We improved the RB adder (RBA) circuit so that it can make a fast addition of the RB partial products. We also simplified the converter circuit that converts the final RB number into the corresponding NB number. The carry propagation path of the converter circuit is carried out with only multiplexer circuits. A 54 × 54-bit multiplier is designed with this architecture. It is fabricated by 0.5 μm CMOS with triple level metal technology. The active area size is 3.05 × 3.08 mm2 and the number of transistors is 78,800. This is the smallest number for all 54 × 54-bit multipliers ever reported. Under the condition of 3.3 V supply voltage, the chip achieves 8.8 ns multiplication time. The power dissipation of 540 mW is estimated for the operating frequency of 100 MHz. These are, so far, the fastest speed and the lowest power for 54 × 54-bit multipliers with 0.5-μm CMOS.

AB - A high speed redundant binary (RB) architecture, which is optimized for the fast CMOS parallel multiplier, is developed. This architecture enables one to convert a pair of partial products in normal binary (NB) form to one RB number with no additional circuit. We improved the RB adder (RBA) circuit so that it can make a fast addition of the RB partial products. We also simplified the converter circuit that converts the final RB number into the corresponding NB number. The carry propagation path of the converter circuit is carried out with only multiplexer circuits. A 54 × 54-bit multiplier is designed with this architecture. It is fabricated by 0.5 μm CMOS with triple level metal technology. The active area size is 3.05 × 3.08 mm2 and the number of transistors is 78,800. This is the smallest number for all 54 × 54-bit multipliers ever reported. Under the condition of 3.3 V supply voltage, the chip achieves 8.8 ns multiplication time. The power dissipation of 540 mW is estimated for the operating frequency of 100 MHz. These are, so far, the fastest speed and the lowest power for 54 × 54-bit multipliers with 0.5-μm CMOS.

UR - http://www.scopus.com/inward/record.url?scp=0030169609&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030169609&partnerID=8YFLogxK

U2 - 10.1109/4.509863

DO - 10.1109/4.509863

M3 - Article

AN - SCOPUS:0030169609

VL - 31

SP - 773

EP - 782

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 6

ER -