An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture

Hiroshi Makino, Yasunobu Nakase, Hiroaki Suzuki, Hiroyuki Morinaka, Hirofumi Shinohara, Koichiro Mashiko

Research output: Contribution to journalArticle

103 Citations (Scopus)

Fingerprint Dive into the research topics of 'An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture'. Together they form a unique fingerprint.

Engineering & Materials Science