An advanced effective capacitance model for calculating gate delay considering input waveform effect

Minglu Jiang, Zhangcai Huang, Atsushi Kurokawa, Na Li, Yasuaki Inoue

    Research output: Contribution to journalArticle

    Abstract

    In deep submicron designs, predicting gate delay time is a noteworthy work for Static Timing Analysis. The effective capacitance Ceff concept is usually used to calculate the gate delay with interconnect loads. Conventionally, the input-signal to the gate is always assumed as a ramp waveform. However, the input signal is also the output of CMOS gates with interconnect loads and not the ramp waveform. Thus the simple assumption as a ramp signal results in significant influence on the delay calculation. In this paper, an advanced effective capacitance model is proposed to consider both the input waveform effect and the interconnect loads, where the nonlinear influence of input waveform is modeled as one part of the effective capacitance for calculating the gate delay. Experimental results show a significant improvement in accuracy when the input waveform effect is considered.

    Original languageEnglish
    Pages (from-to)633-639
    Number of pages7
    JournalChinese Journal of Electronics
    Volume17
    Issue number4
    Publication statusPublished - 2008 Oct

    Fingerprint

    Input Delay
    Capacitance
    Waveform
    Interconnect
    Time delay
    Timing Analysis
    Model
    Delay Time
    Static Analysis
    Calculate
    Output
    Experimental Results

    Keywords

    • CMOS gate
    • Effective capacitance
    • Gate delay
    • Input waveform effect

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Applied Mathematics

    Cite this

    An advanced effective capacitance model for calculating gate delay considering input waveform effect. / Jiang, Minglu; Huang, Zhangcai; Kurokawa, Atsushi; Li, Na; Inoue, Yasuaki.

    In: Chinese Journal of Electronics, Vol. 17, No. 4, 10.2008, p. 633-639.

    Research output: Contribution to journalArticle

    Jiang, M, Huang, Z, Kurokawa, A, Li, N & Inoue, Y 2008, 'An advanced effective capacitance model for calculating gate delay considering input waveform effect', Chinese Journal of Electronics, vol. 17, no. 4, pp. 633-639.
    Jiang, Minglu ; Huang, Zhangcai ; Kurokawa, Atsushi ; Li, Na ; Inoue, Yasuaki. / An advanced effective capacitance model for calculating gate delay considering input waveform effect. In: Chinese Journal of Electronics. 2008 ; Vol. 17, No. 4. pp. 633-639.
    @article{47e889beb44d485d940a45633d1dc449,
    title = "An advanced effective capacitance model for calculating gate delay considering input waveform effect",
    abstract = "In deep submicron designs, predicting gate delay time is a noteworthy work for Static Timing Analysis. The effective capacitance Ceff concept is usually used to calculate the gate delay with interconnect loads. Conventionally, the input-signal to the gate is always assumed as a ramp waveform. However, the input signal is also the output of CMOS gates with interconnect loads and not the ramp waveform. Thus the simple assumption as a ramp signal results in significant influence on the delay calculation. In this paper, an advanced effective capacitance model is proposed to consider both the input waveform effect and the interconnect loads, where the nonlinear influence of input waveform is modeled as one part of the effective capacitance for calculating the gate delay. Experimental results show a significant improvement in accuracy when the input waveform effect is considered.",
    keywords = "CMOS gate, Effective capacitance, Gate delay, Input waveform effect",
    author = "Minglu Jiang and Zhangcai Huang and Atsushi Kurokawa and Na Li and Yasuaki Inoue",
    year = "2008",
    month = "10",
    language = "English",
    volume = "17",
    pages = "633--639",
    journal = "Chinese Journal of Electronics",
    issn = "1022-4653",
    publisher = "Chinese Institute of Electronics",
    number = "4",

    }

    TY - JOUR

    T1 - An advanced effective capacitance model for calculating gate delay considering input waveform effect

    AU - Jiang, Minglu

    AU - Huang, Zhangcai

    AU - Kurokawa, Atsushi

    AU - Li, Na

    AU - Inoue, Yasuaki

    PY - 2008/10

    Y1 - 2008/10

    N2 - In deep submicron designs, predicting gate delay time is a noteworthy work for Static Timing Analysis. The effective capacitance Ceff concept is usually used to calculate the gate delay with interconnect loads. Conventionally, the input-signal to the gate is always assumed as a ramp waveform. However, the input signal is also the output of CMOS gates with interconnect loads and not the ramp waveform. Thus the simple assumption as a ramp signal results in significant influence on the delay calculation. In this paper, an advanced effective capacitance model is proposed to consider both the input waveform effect and the interconnect loads, where the nonlinear influence of input waveform is modeled as one part of the effective capacitance for calculating the gate delay. Experimental results show a significant improvement in accuracy when the input waveform effect is considered.

    AB - In deep submicron designs, predicting gate delay time is a noteworthy work for Static Timing Analysis. The effective capacitance Ceff concept is usually used to calculate the gate delay with interconnect loads. Conventionally, the input-signal to the gate is always assumed as a ramp waveform. However, the input signal is also the output of CMOS gates with interconnect loads and not the ramp waveform. Thus the simple assumption as a ramp signal results in significant influence on the delay calculation. In this paper, an advanced effective capacitance model is proposed to consider both the input waveform effect and the interconnect loads, where the nonlinear influence of input waveform is modeled as one part of the effective capacitance for calculating the gate delay. Experimental results show a significant improvement in accuracy when the input waveform effect is considered.

    KW - CMOS gate

    KW - Effective capacitance

    KW - Gate delay

    KW - Input waveform effect

    UR - http://www.scopus.com/inward/record.url?scp=55349135952&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=55349135952&partnerID=8YFLogxK

    M3 - Article

    VL - 17

    SP - 633

    EP - 639

    JO - Chinese Journal of Electronics

    JF - Chinese Journal of Electronics

    SN - 1022-4653

    IS - 4

    ER -