An analytical model of the overshooting effect for multiple-input gates in nanometer technologies

Li Ding, Jing Wang, Zhangcai Huang, Atsushi Kurokawa, Yasuaki Inoue

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    The overshooting effect, which is induced by the input-to-output coupling capacitance, has an significant effect on CMOS gate delay with the scaling of CMOS technology. In this paper, an effective analytical model is proposed to calculate the overshooting time of multiple-input gates. The proposed model is verified having a good agreement with SPICE simulation results.

    Original languageEnglish
    Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
    Pages1712-1715
    Number of pages4
    DOIs
    Publication statusPublished - 2013
    Event2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 - Beijing
    Duration: 2013 May 192013 May 23

    Other

    Other2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
    CityBeijing
    Period13/5/1913/5/23

    Fingerprint

    SPICE
    Analytical models
    Capacitance

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Ding, L., Wang, J., Huang, Z., Kurokawa, A., & Inoue, Y. (2013). An analytical model of the overshooting effect for multiple-input gates in nanometer technologies. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 1712-1715). [6572194] https://doi.org/10.1109/ISCAS.2013.6572194

    An analytical model of the overshooting effect for multiple-input gates in nanometer technologies. / Ding, Li; Wang, Jing; Huang, Zhangcai; Kurokawa, Atsushi; Inoue, Yasuaki.

    Proceedings - IEEE International Symposium on Circuits and Systems. 2013. p. 1712-1715 6572194.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Ding, L, Wang, J, Huang, Z, Kurokawa, A & Inoue, Y 2013, An analytical model of the overshooting effect for multiple-input gates in nanometer technologies. in Proceedings - IEEE International Symposium on Circuits and Systems., 6572194, pp. 1712-1715, 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013, Beijing, 13/5/19. https://doi.org/10.1109/ISCAS.2013.6572194
    Ding L, Wang J, Huang Z, Kurokawa A, Inoue Y. An analytical model of the overshooting effect for multiple-input gates in nanometer technologies. In Proceedings - IEEE International Symposium on Circuits and Systems. 2013. p. 1712-1715. 6572194 https://doi.org/10.1109/ISCAS.2013.6572194
    Ding, Li ; Wang, Jing ; Huang, Zhangcai ; Kurokawa, Atsushi ; Inoue, Yasuaki. / An analytical model of the overshooting effect for multiple-input gates in nanometer technologies. Proceedings - IEEE International Symposium on Circuits and Systems. 2013. pp. 1712-1715
    @inproceedings{74706d1c828443aaaeb04790146e4bea,
    title = "An analytical model of the overshooting effect for multiple-input gates in nanometer technologies",
    abstract = "The overshooting effect, which is induced by the input-to-output coupling capacitance, has an significant effect on CMOS gate delay with the scaling of CMOS technology. In this paper, an effective analytical model is proposed to calculate the overshooting time of multiple-input gates. The proposed model is verified having a good agreement with SPICE simulation results.",
    author = "Li Ding and Jing Wang and Zhangcai Huang and Atsushi Kurokawa and Yasuaki Inoue",
    year = "2013",
    doi = "10.1109/ISCAS.2013.6572194",
    language = "English",
    isbn = "9781467357609",
    pages = "1712--1715",
    booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

    }

    TY - GEN

    T1 - An analytical model of the overshooting effect for multiple-input gates in nanometer technologies

    AU - Ding, Li

    AU - Wang, Jing

    AU - Huang, Zhangcai

    AU - Kurokawa, Atsushi

    AU - Inoue, Yasuaki

    PY - 2013

    Y1 - 2013

    N2 - The overshooting effect, which is induced by the input-to-output coupling capacitance, has an significant effect on CMOS gate delay with the scaling of CMOS technology. In this paper, an effective analytical model is proposed to calculate the overshooting time of multiple-input gates. The proposed model is verified having a good agreement with SPICE simulation results.

    AB - The overshooting effect, which is induced by the input-to-output coupling capacitance, has an significant effect on CMOS gate delay with the scaling of CMOS technology. In this paper, an effective analytical model is proposed to calculate the overshooting time of multiple-input gates. The proposed model is verified having a good agreement with SPICE simulation results.

    UR - http://www.scopus.com/inward/record.url?scp=84883425320&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84883425320&partnerID=8YFLogxK

    U2 - 10.1109/ISCAS.2013.6572194

    DO - 10.1109/ISCAS.2013.6572194

    M3 - Conference contribution

    SN - 9781467357609

    SP - 1712

    EP - 1715

    BT - Proceedings - IEEE International Symposium on Circuits and Systems

    ER -