An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    Due to the continuous demand of small-sized cir- cuits in the fields of image processing and artificial intelligence, stochastic computing has attracted much attention. In stochastic computing, stochastic numbers composed of randomly generated bit streams are used for computation. When inputting two or more identical values to a stochastic circuit, their arithmetic operation results can be inaccurate. In this paper, a stochastic number duplicator called RRR (Register based Re-arrangement circuit using a Random bit stream) duplicator is introduced and is evaluated by applying to composite arithmetic circuits including re-convergence paths. The stochastic numbers duplicated by RRR duplicator have the equivalent values to its input stochastic numbers but have independent bit streams, effectively utilizing bit re-arrangement based on randomized bit streams. It is applied to composite arithmetic circuits and its accuracy and area/delay requirements are evaluated. The results demonstrate that RRR duplicator obtains more accurate results in a circuit with re- convergence paths, reducing the mean square errors by 64%- 94% compared to a conventional stochastic number duplicator.

    Original languageEnglish
    Title of host publication2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018
    EditorsMihalis Maniatakos, Dan Alexandrescu, Dimitris Gizopoulos, Panagiota Papavramidou
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages53-56
    Number of pages4
    ISBN (Electronic)9781538659922
    DOIs
    Publication statusPublished - 2018 Sep 26
    Event24th IEEE International Symposium on On-Line Testing and Robust System Design, IOLTS 2018 - Platja D'Aro, Spain
    Duration: 2018 Jul 22018 Jul 4

    Other

    Other24th IEEE International Symposium on On-Line Testing and Robust System Design, IOLTS 2018
    CountrySpain
    CityPlatja D'Aro
    Period18/7/218/7/4

    Fingerprint

    Networks (circuits)
    Composite materials
    Mean square error
    Artificial intelligence
    Image processing

    Keywords

    • bit re-arrangement
    • re-convergence path
    • stochastic computing
    • stochastic number
    • stochastic numbrestochastic number duplicator

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Software
    • Safety, Risk, Reliability and Quality

    Cite this

    Ishikawa, R., Tawada, M., Yanagisawa, M., & Togawa, N. (2018). An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits. In M. Maniatakos, D. Alexandrescu, D. Gizopoulos, & P. Papavramidou (Eds.), 2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018 (pp. 53-56). [8474263] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IOLTS.2018.8474263

    An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits. / Ishikawa, Ryota; Tawada, Masashi; Yanagisawa, Masao; Togawa, Nozomu.

    2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018. ed. / Mihalis Maniatakos; Dan Alexandrescu; Dimitris Gizopoulos; Panagiota Papavramidou. Institute of Electrical and Electronics Engineers Inc., 2018. p. 53-56 8474263.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Ishikawa, R, Tawada, M, Yanagisawa, M & Togawa, N 2018, An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits. in M Maniatakos, D Alexandrescu, D Gizopoulos & P Papavramidou (eds), 2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018., 8474263, Institute of Electrical and Electronics Engineers Inc., pp. 53-56, 24th IEEE International Symposium on On-Line Testing and Robust System Design, IOLTS 2018, Platja D'Aro, Spain, 18/7/2. https://doi.org/10.1109/IOLTS.2018.8474263
    Ishikawa R, Tawada M, Yanagisawa M, Togawa N. An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits. In Maniatakos M, Alexandrescu D, Gizopoulos D, Papavramidou P, editors, 2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 53-56. 8474263 https://doi.org/10.1109/IOLTS.2018.8474263
    Ishikawa, Ryota ; Tawada, Masashi ; Yanagisawa, Masao ; Togawa, Nozomu. / An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits. 2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018. editor / Mihalis Maniatakos ; Dan Alexandrescu ; Dimitris Gizopoulos ; Panagiota Papavramidou. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 53-56
    @inproceedings{bf6968cb388d4b72956b6555769e0d76,
    title = "An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits",
    abstract = "Due to the continuous demand of small-sized cir- cuits in the fields of image processing and artificial intelligence, stochastic computing has attracted much attention. In stochastic computing, stochastic numbers composed of randomly generated bit streams are used for computation. When inputting two or more identical values to a stochastic circuit, their arithmetic operation results can be inaccurate. In this paper, a stochastic number duplicator called RRR (Register based Re-arrangement circuit using a Random bit stream) duplicator is introduced and is evaluated by applying to composite arithmetic circuits including re-convergence paths. The stochastic numbers duplicated by RRR duplicator have the equivalent values to its input stochastic numbers but have independent bit streams, effectively utilizing bit re-arrangement based on randomized bit streams. It is applied to composite arithmetic circuits and its accuracy and area/delay requirements are evaluated. The results demonstrate that RRR duplicator obtains more accurate results in a circuit with re- convergence paths, reducing the mean square errors by 64{\%}- 94{\%} compared to a conventional stochastic number duplicator.",
    keywords = "bit re-arrangement, re-convergence path, stochastic computing, stochastic number, stochastic numbrestochastic number duplicator",
    author = "Ryota Ishikawa and Masashi Tawada and Masao Yanagisawa and Nozomu Togawa",
    year = "2018",
    month = "9",
    day = "26",
    doi = "10.1109/IOLTS.2018.8474263",
    language = "English",
    pages = "53--56",
    editor = "Mihalis Maniatakos and Dan Alexandrescu and Dimitris Gizopoulos and Panagiota Papavramidou",
    booktitle = "2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - GEN

    T1 - An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits

    AU - Ishikawa, Ryota

    AU - Tawada, Masashi

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2018/9/26

    Y1 - 2018/9/26

    N2 - Due to the continuous demand of small-sized cir- cuits in the fields of image processing and artificial intelligence, stochastic computing has attracted much attention. In stochastic computing, stochastic numbers composed of randomly generated bit streams are used for computation. When inputting two or more identical values to a stochastic circuit, their arithmetic operation results can be inaccurate. In this paper, a stochastic number duplicator called RRR (Register based Re-arrangement circuit using a Random bit stream) duplicator is introduced and is evaluated by applying to composite arithmetic circuits including re-convergence paths. The stochastic numbers duplicated by RRR duplicator have the equivalent values to its input stochastic numbers but have independent bit streams, effectively utilizing bit re-arrangement based on randomized bit streams. It is applied to composite arithmetic circuits and its accuracy and area/delay requirements are evaluated. The results demonstrate that RRR duplicator obtains more accurate results in a circuit with re- convergence paths, reducing the mean square errors by 64%- 94% compared to a conventional stochastic number duplicator.

    AB - Due to the continuous demand of small-sized cir- cuits in the fields of image processing and artificial intelligence, stochastic computing has attracted much attention. In stochastic computing, stochastic numbers composed of randomly generated bit streams are used for computation. When inputting two or more identical values to a stochastic circuit, their arithmetic operation results can be inaccurate. In this paper, a stochastic number duplicator called RRR (Register based Re-arrangement circuit using a Random bit stream) duplicator is introduced and is evaluated by applying to composite arithmetic circuits including re-convergence paths. The stochastic numbers duplicated by RRR duplicator have the equivalent values to its input stochastic numbers but have independent bit streams, effectively utilizing bit re-arrangement based on randomized bit streams. It is applied to composite arithmetic circuits and its accuracy and area/delay requirements are evaluated. The results demonstrate that RRR duplicator obtains more accurate results in a circuit with re- convergence paths, reducing the mean square errors by 64%- 94% compared to a conventional stochastic number duplicator.

    KW - bit re-arrangement

    KW - re-convergence path

    KW - stochastic computing

    KW - stochastic number

    KW - stochastic numbrestochastic number duplicator

    UR - http://www.scopus.com/inward/record.url?scp=85055817128&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=85055817128&partnerID=8YFLogxK

    U2 - 10.1109/IOLTS.2018.8474263

    DO - 10.1109/IOLTS.2018.8474263

    M3 - Conference contribution

    AN - SCOPUS:85055817128

    SP - 53

    EP - 56

    BT - 2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design, IOLTS 2018

    A2 - Maniatakos, Mihalis

    A2 - Alexandrescu, Dan

    A2 - Gizopoulos, Dimitris

    A2 - Papavramidou, Panagiota

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -