An efficient 3D NoC synthesis by using genetic algorithms

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

The application of 3D Network on Chip (NoC) provides an effective way for tackling the performance bottleneck for high-performance Systems on Chips (SoCs). How to design an efficient 3D Network on Chip which is satisfied with the communication requirement of 3D system and simultaneously enables significant performance enhancements has encouraged a lot of attention. In this paper, we focus on the automatic design for custom based NoC architecture by use of a novel approach. The synthesis idea is proposed to develop a minimum cost topology and an optimized floorplan to decrease the power consumption, under the hardware and software constraints. Different algorithms are used to solve the sub-problems. In the core to switch connectivity stage, we firstly use Tarjan Algorithm to find the strong connectivity part in the core communication graph, and then use the Min-cut Algorithm to partition the core communication graph into sub-graphs. To establish the switch to switch connection, we apply Genetic Algorithm (GA) to do the path computation and flow control. Finally, we use Genetic Algorithm to solve the switch position problem. Optimized positions of switches in the floorplan for minimizing the power consumption are obtained while meeting the non-overlapping constraints. The experimental results show that our proposed synthesis approach is efficient and much power saving in the application of NoC design work.

Original languageEnglish
Title of host publicationIEEE Region 10 Annual International Conference, Proceedings/TENCON
Pages1207-1212
Number of pages6
DOIs
Publication statusPublished - 2010
Event2010 IEEE Region 10 Conference, TENCON 2010 - Fukuoka
Duration: 2010 Nov 212010 Nov 24

Other

Other2010 IEEE Region 10 Conference, TENCON 2010
CityFukuoka
Period10/11/2110/11/24

Fingerprint

Genetic algorithms
Switches
Communication
Electric power utilization
Flow control
Topology
Network-on-chip
Hardware
Costs

Keywords

  • Genetic algorithms
  • SD net work on chip
  • Synthesis

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications

Cite this

Jiang, X., & Watanabe, T. (2010). An efficient 3D NoC synthesis by using genetic algorithms. In IEEE Region 10 Annual International Conference, Proceedings/TENCON (pp. 1207-1212). [5686371] https://doi.org/10.1109/TENCON.2010.5686371

An efficient 3D NoC synthesis by using genetic algorithms. / Jiang, Xin; Watanabe, Takahiro.

IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2010. p. 1207-1212 5686371.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jiang, X & Watanabe, T 2010, An efficient 3D NoC synthesis by using genetic algorithms. in IEEE Region 10 Annual International Conference, Proceedings/TENCON., 5686371, pp. 1207-1212, 2010 IEEE Region 10 Conference, TENCON 2010, Fukuoka, 10/11/21. https://doi.org/10.1109/TENCON.2010.5686371
Jiang X, Watanabe T. An efficient 3D NoC synthesis by using genetic algorithms. In IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2010. p. 1207-1212. 5686371 https://doi.org/10.1109/TENCON.2010.5686371
Jiang, Xin ; Watanabe, Takahiro. / An efficient 3D NoC synthesis by using genetic algorithms. IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2010. pp. 1207-1212
@inproceedings{a1b7f56f69534da783cb4e315bcc5077,
title = "An efficient 3D NoC synthesis by using genetic algorithms",
abstract = "The application of 3D Network on Chip (NoC) provides an effective way for tackling the performance bottleneck for high-performance Systems on Chips (SoCs). How to design an efficient 3D Network on Chip which is satisfied with the communication requirement of 3D system and simultaneously enables significant performance enhancements has encouraged a lot of attention. In this paper, we focus on the automatic design for custom based NoC architecture by use of a novel approach. The synthesis idea is proposed to develop a minimum cost topology and an optimized floorplan to decrease the power consumption, under the hardware and software constraints. Different algorithms are used to solve the sub-problems. In the core to switch connectivity stage, we firstly use Tarjan Algorithm to find the strong connectivity part in the core communication graph, and then use the Min-cut Algorithm to partition the core communication graph into sub-graphs. To establish the switch to switch connection, we apply Genetic Algorithm (GA) to do the path computation and flow control. Finally, we use Genetic Algorithm to solve the switch position problem. Optimized positions of switches in the floorplan for minimizing the power consumption are obtained while meeting the non-overlapping constraints. The experimental results show that our proposed synthesis approach is efficient and much power saving in the application of NoC design work.",
keywords = "Genetic algorithms, SD net work on chip, Synthesis",
author = "Xin Jiang and Takahiro Watanabe",
year = "2010",
doi = "10.1109/TENCON.2010.5686371",
language = "English",
isbn = "9781424468904",
pages = "1207--1212",
booktitle = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",

}

TY - GEN

T1 - An efficient 3D NoC synthesis by using genetic algorithms

AU - Jiang, Xin

AU - Watanabe, Takahiro

PY - 2010

Y1 - 2010

N2 - The application of 3D Network on Chip (NoC) provides an effective way for tackling the performance bottleneck for high-performance Systems on Chips (SoCs). How to design an efficient 3D Network on Chip which is satisfied with the communication requirement of 3D system and simultaneously enables significant performance enhancements has encouraged a lot of attention. In this paper, we focus on the automatic design for custom based NoC architecture by use of a novel approach. The synthesis idea is proposed to develop a minimum cost topology and an optimized floorplan to decrease the power consumption, under the hardware and software constraints. Different algorithms are used to solve the sub-problems. In the core to switch connectivity stage, we firstly use Tarjan Algorithm to find the strong connectivity part in the core communication graph, and then use the Min-cut Algorithm to partition the core communication graph into sub-graphs. To establish the switch to switch connection, we apply Genetic Algorithm (GA) to do the path computation and flow control. Finally, we use Genetic Algorithm to solve the switch position problem. Optimized positions of switches in the floorplan for minimizing the power consumption are obtained while meeting the non-overlapping constraints. The experimental results show that our proposed synthesis approach is efficient and much power saving in the application of NoC design work.

AB - The application of 3D Network on Chip (NoC) provides an effective way for tackling the performance bottleneck for high-performance Systems on Chips (SoCs). How to design an efficient 3D Network on Chip which is satisfied with the communication requirement of 3D system and simultaneously enables significant performance enhancements has encouraged a lot of attention. In this paper, we focus on the automatic design for custom based NoC architecture by use of a novel approach. The synthesis idea is proposed to develop a minimum cost topology and an optimized floorplan to decrease the power consumption, under the hardware and software constraints. Different algorithms are used to solve the sub-problems. In the core to switch connectivity stage, we firstly use Tarjan Algorithm to find the strong connectivity part in the core communication graph, and then use the Min-cut Algorithm to partition the core communication graph into sub-graphs. To establish the switch to switch connection, we apply Genetic Algorithm (GA) to do the path computation and flow control. Finally, we use Genetic Algorithm to solve the switch position problem. Optimized positions of switches in the floorplan for minimizing the power consumption are obtained while meeting the non-overlapping constraints. The experimental results show that our proposed synthesis approach is efficient and much power saving in the application of NoC design work.

KW - Genetic algorithms

KW - SD net work on chip

KW - Synthesis

UR - http://www.scopus.com/inward/record.url?scp=79951630013&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951630013&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2010.5686371

DO - 10.1109/TENCON.2010.5686371

M3 - Conference contribution

AN - SCOPUS:79951630013

SN - 9781424468904

SP - 1207

EP - 1212

BT - IEEE Region 10 Annual International Conference, Proceedings/TENCON

ER -