An efficient algorithm/architecture codesign for image encoders

Jinku Choi, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto, Masao Yanagisawa, Tatsuo Ohtsuki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

We describe the optimization of a complex video encoder systems based on target architecture. We implemented the MPEG-4 encoder using hardware/software codesign approach, mapped together based on a target architecture. We proposed a target architecture template and an optimization methodology. In our design flow, we searched for a bottleneck module constraining the system. After investigating the computational complexity, quality, and the simplicity of algorithms, we chose the best algorithm for hardware implementation, and then mapped the selected algorithm onto the hardware with different architecture, what does the best architecture for the algorithm and which is the best architecture of components. We chose one of the architectures meet the constraints and also made tradeoffs among speed, chip area, and memory bandwidth for different architecture. The proposed system architecture was used to reduce the design decisions and iterations, provided flexible and scalable systems. The evaluations resulted in effective optimization of the motion estimation module and better tradeoffs that optimized the overall system.

Original languageEnglish
Title of host publicationMidwest Symposium on Circuits and Systems
Volume2
Publication statusPublished - 2004
EventThe 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings - Hiroshima, Japan
Duration: 2004 Jul 252004 Jul 28

Other

OtherThe 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings
CountryJapan
CityHiroshima
Period04/7/2504/7/28

Fingerprint

Hardware
Motion estimation
Computational complexity
Bandwidth
Data storage equipment
monomethoxypolyethylene glycol
Hardware-software codesign

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Choi, J., Togawa, N., Ikenaga, T., Goto, S., Yanagisawa, M., & Ohtsuki, T. (2004). An efficient algorithm/architecture codesign for image encoders. In Midwest Symposium on Circuits and Systems (Vol. 2)

An efficient algorithm/architecture codesign for image encoders. / Choi, Jinku; Togawa, Nozomu; Ikenaga, Takeshi; Goto, Satoshi; Yanagisawa, Masao; Ohtsuki, Tatsuo.

Midwest Symposium on Circuits and Systems. Vol. 2 2004.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Choi, J, Togawa, N, Ikenaga, T, Goto, S, Yanagisawa, M & Ohtsuki, T 2004, An efficient algorithm/architecture codesign for image encoders. in Midwest Symposium on Circuits and Systems. vol. 2, The 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings, Hiroshima, Japan, 04/7/25.
Choi J, Togawa N, Ikenaga T, Goto S, Yanagisawa M, Ohtsuki T. An efficient algorithm/architecture codesign for image encoders. In Midwest Symposium on Circuits and Systems. Vol. 2. 2004
Choi, Jinku ; Togawa, Nozomu ; Ikenaga, Takeshi ; Goto, Satoshi ; Yanagisawa, Masao ; Ohtsuki, Tatsuo. / An efficient algorithm/architecture codesign for image encoders. Midwest Symposium on Circuits and Systems. Vol. 2 2004.
@inproceedings{a1ca2ece828a403cb4e8a0e0c8dbca1f,
title = "An efficient algorithm/architecture codesign for image encoders",
abstract = "We describe the optimization of a complex video encoder systems based on target architecture. We implemented the MPEG-4 encoder using hardware/software codesign approach, mapped together based on a target architecture. We proposed a target architecture template and an optimization methodology. In our design flow, we searched for a bottleneck module constraining the system. After investigating the computational complexity, quality, and the simplicity of algorithms, we chose the best algorithm for hardware implementation, and then mapped the selected algorithm onto the hardware with different architecture, what does the best architecture for the algorithm and which is the best architecture of components. We chose one of the architectures meet the constraints and also made tradeoffs among speed, chip area, and memory bandwidth for different architecture. The proposed system architecture was used to reduce the design decisions and iterations, provided flexible and scalable systems. The evaluations resulted in effective optimization of the motion estimation module and better tradeoffs that optimized the overall system.",
author = "Jinku Choi and Nozomu Togawa and Takeshi Ikenaga and Satoshi Goto and Masao Yanagisawa and Tatsuo Ohtsuki",
year = "2004",
language = "English",
volume = "2",
booktitle = "Midwest Symposium on Circuits and Systems",

}

TY - GEN

T1 - An efficient algorithm/architecture codesign for image encoders

AU - Choi, Jinku

AU - Togawa, Nozomu

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

AU - Yanagisawa, Masao

AU - Ohtsuki, Tatsuo

PY - 2004

Y1 - 2004

N2 - We describe the optimization of a complex video encoder systems based on target architecture. We implemented the MPEG-4 encoder using hardware/software codesign approach, mapped together based on a target architecture. We proposed a target architecture template and an optimization methodology. In our design flow, we searched for a bottleneck module constraining the system. After investigating the computational complexity, quality, and the simplicity of algorithms, we chose the best algorithm for hardware implementation, and then mapped the selected algorithm onto the hardware with different architecture, what does the best architecture for the algorithm and which is the best architecture of components. We chose one of the architectures meet the constraints and also made tradeoffs among speed, chip area, and memory bandwidth for different architecture. The proposed system architecture was used to reduce the design decisions and iterations, provided flexible and scalable systems. The evaluations resulted in effective optimization of the motion estimation module and better tradeoffs that optimized the overall system.

AB - We describe the optimization of a complex video encoder systems based on target architecture. We implemented the MPEG-4 encoder using hardware/software codesign approach, mapped together based on a target architecture. We proposed a target architecture template and an optimization methodology. In our design flow, we searched for a bottleneck module constraining the system. After investigating the computational complexity, quality, and the simplicity of algorithms, we chose the best algorithm for hardware implementation, and then mapped the selected algorithm onto the hardware with different architecture, what does the best architecture for the algorithm and which is the best architecture of components. We chose one of the architectures meet the constraints and also made tradeoffs among speed, chip area, and memory bandwidth for different architecture. The proposed system architecture was used to reduce the design decisions and iterations, provided flexible and scalable systems. The evaluations resulted in effective optimization of the motion estimation module and better tradeoffs that optimized the overall system.

UR - http://www.scopus.com/inward/record.url?scp=11144257810&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=11144257810&partnerID=8YFLogxK

M3 - Conference contribution

VL - 2

BT - Midwest Symposium on Circuits and Systems

ER -