An efficient decoder architecture for cyclic non-binary LDPC codes

Yichao Lu, Guifen Tian, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper proposes a hybrid message-passing decoding algorithm which consumes very low computational complexity, while achieving competitive error performance compared with conventional min-max algorithm. Simulation result on a (255,175) cyclic code shows that this algorithm obtains at least 0.5dB coding gain over other state-of-the-art low-complexity non-binary LDPC (NB-LDPC) decoding algorithms. Based on this algorithm, a partial-parallel decoder architecture is implemented for cyclic NB-LDPC codes, where the variable node units are redesigned and the routing network is optimized for the proposed algorithm. Synthesis results demonstrate that about 24.3% gates and 12% memories can be saved over previous works.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages397-400
Number of pages4
ISBN (Print)9781479934324
DOIs
Publication statusPublished - 2014
Event2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014 - Melbourne, VIC
Duration: 2014 Jun 12014 Jun 5

Other

Other2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014
CityMelbourne, VIC
Period14/6/114/6/5

Fingerprint

Decoding
Network routing
Parallel architectures
Message passing
Computational complexity
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Lu, Y., Tian, G., & Goto, S. (2014). An efficient decoder architecture for cyclic non-binary LDPC codes. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 397-400). [6865149] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2014.6865149

An efficient decoder architecture for cyclic non-binary LDPC codes. / Lu, Yichao; Tian, Guifen; Goto, Satoshi.

Proceedings - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 2014. p. 397-400 6865149.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lu, Y, Tian, G & Goto, S 2014, An efficient decoder architecture for cyclic non-binary LDPC codes. in Proceedings - IEEE International Symposium on Circuits and Systems., 6865149, Institute of Electrical and Electronics Engineers Inc., pp. 397-400, 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014, Melbourne, VIC, 14/6/1. https://doi.org/10.1109/ISCAS.2014.6865149
Lu Y, Tian G, Goto S. An efficient decoder architecture for cyclic non-binary LDPC codes. In Proceedings - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc. 2014. p. 397-400. 6865149 https://doi.org/10.1109/ISCAS.2014.6865149
Lu, Yichao ; Tian, Guifen ; Goto, Satoshi. / An efficient decoder architecture for cyclic non-binary LDPC codes. Proceedings - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 397-400
@inproceedings{7ba326cb0d7a4376aefa855e6abcac9a,
title = "An efficient decoder architecture for cyclic non-binary LDPC codes",
abstract = "This paper proposes a hybrid message-passing decoding algorithm which consumes very low computational complexity, while achieving competitive error performance compared with conventional min-max algorithm. Simulation result on a (255,175) cyclic code shows that this algorithm obtains at least 0.5dB coding gain over other state-of-the-art low-complexity non-binary LDPC (NB-LDPC) decoding algorithms. Based on this algorithm, a partial-parallel decoder architecture is implemented for cyclic NB-LDPC codes, where the variable node units are redesigned and the routing network is optimized for the proposed algorithm. Synthesis results demonstrate that about 24.3{\%} gates and 12{\%} memories can be saved over previous works.",
author = "Yichao Lu and Guifen Tian and Satoshi Goto",
year = "2014",
doi = "10.1109/ISCAS.2014.6865149",
language = "English",
isbn = "9781479934324",
pages = "397--400",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - An efficient decoder architecture for cyclic non-binary LDPC codes

AU - Lu, Yichao

AU - Tian, Guifen

AU - Goto, Satoshi

PY - 2014

Y1 - 2014

N2 - This paper proposes a hybrid message-passing decoding algorithm which consumes very low computational complexity, while achieving competitive error performance compared with conventional min-max algorithm. Simulation result on a (255,175) cyclic code shows that this algorithm obtains at least 0.5dB coding gain over other state-of-the-art low-complexity non-binary LDPC (NB-LDPC) decoding algorithms. Based on this algorithm, a partial-parallel decoder architecture is implemented for cyclic NB-LDPC codes, where the variable node units are redesigned and the routing network is optimized for the proposed algorithm. Synthesis results demonstrate that about 24.3% gates and 12% memories can be saved over previous works.

AB - This paper proposes a hybrid message-passing decoding algorithm which consumes very low computational complexity, while achieving competitive error performance compared with conventional min-max algorithm. Simulation result on a (255,175) cyclic code shows that this algorithm obtains at least 0.5dB coding gain over other state-of-the-art low-complexity non-binary LDPC (NB-LDPC) decoding algorithms. Based on this algorithm, a partial-parallel decoder architecture is implemented for cyclic NB-LDPC codes, where the variable node units are redesigned and the routing network is optimized for the proposed algorithm. Synthesis results demonstrate that about 24.3% gates and 12% memories can be saved over previous works.

UR - http://www.scopus.com/inward/record.url?scp=84907385303&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84907385303&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2014.6865149

DO - 10.1109/ISCAS.2014.6865149

M3 - Conference contribution

AN - SCOPUS:84907385303

SN - 9781479934324

SP - 397

EP - 400

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

ER -