An efficient dual charge pump circuit using charge sharing clock scheme

Mengshu Huang, Yimeng Zhang, Tsutomu Yoshihara

    Research output: Contribution to journalArticle

    Abstract

    In this paper, the charge pump efficiency is discussed, and a dual charge pump circuit with complementary architecture using charge sharing clock scheme is presented. The proposed charge sharing clock generator is able to recover the charge from parasitic-capacitor charging and discharging, so that the dynamic power loss in the pumping process is reduced by a half. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the dual charge pump to achieve the between-branch charge sharing. A test chip is fabricated in 0.18 μm process, and the area penalty of the proposed charge sharing clock generator is 1%. From the measurement results, the proposed charge pump shows an overall power efficiency increase with a peak value of 63.7% comparing to 52.3% of a conventional single charge pump without charge sharing, and the proposed clock scheme shows no degradation on the driving capability while the output ripple voltage is reduced by 43%.

    Original languageEnglish
    Pages (from-to)439-446
    Number of pages8
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE95-A
    Issue number2
    DOIs
    Publication statusPublished - 2012 Feb

    Fingerprint

    Charge pump circuits
    Pump
    Clocks
    Sharing
    Charge
    Pumps
    Generator
    Branch
    Capacitors
    Ripple
    Capacitor
    Degradation
    Cancellation
    Overlapping
    Penalty

    Keywords

    • Charge sharing
    • Dual charge pump
    • Power efficiency

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Signal Processing

    Cite this

    An efficient dual charge pump circuit using charge sharing clock scheme. / Huang, Mengshu; Zhang, Yimeng; Yoshihara, Tsutomu.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E95-A, No. 2, 02.2012, p. 439-446.

    Research output: Contribution to journalArticle

    @article{8b3ca3d2a4b7480ea219acad50a53d58,
    title = "An efficient dual charge pump circuit using charge sharing clock scheme",
    abstract = "In this paper, the charge pump efficiency is discussed, and a dual charge pump circuit with complementary architecture using charge sharing clock scheme is presented. The proposed charge sharing clock generator is able to recover the charge from parasitic-capacitor charging and discharging, so that the dynamic power loss in the pumping process is reduced by a half. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the dual charge pump to achieve the between-branch charge sharing. A test chip is fabricated in 0.18 μm process, and the area penalty of the proposed charge sharing clock generator is 1{\%}. From the measurement results, the proposed charge pump shows an overall power efficiency increase with a peak value of 63.7{\%} comparing to 52.3{\%} of a conventional single charge pump without charge sharing, and the proposed clock scheme shows no degradation on the driving capability while the output ripple voltage is reduced by 43{\%}.",
    keywords = "Charge sharing, Dual charge pump, Power efficiency",
    author = "Mengshu Huang and Yimeng Zhang and Tsutomu Yoshihara",
    year = "2012",
    month = "2",
    doi = "10.1587/transfun.E95.A.439",
    language = "English",
    volume = "E95-A",
    pages = "439--446",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "2",

    }

    TY - JOUR

    T1 - An efficient dual charge pump circuit using charge sharing clock scheme

    AU - Huang, Mengshu

    AU - Zhang, Yimeng

    AU - Yoshihara, Tsutomu

    PY - 2012/2

    Y1 - 2012/2

    N2 - In this paper, the charge pump efficiency is discussed, and a dual charge pump circuit with complementary architecture using charge sharing clock scheme is presented. The proposed charge sharing clock generator is able to recover the charge from parasitic-capacitor charging and discharging, so that the dynamic power loss in the pumping process is reduced by a half. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the dual charge pump to achieve the between-branch charge sharing. A test chip is fabricated in 0.18 μm process, and the area penalty of the proposed charge sharing clock generator is 1%. From the measurement results, the proposed charge pump shows an overall power efficiency increase with a peak value of 63.7% comparing to 52.3% of a conventional single charge pump without charge sharing, and the proposed clock scheme shows no degradation on the driving capability while the output ripple voltage is reduced by 43%.

    AB - In this paper, the charge pump efficiency is discussed, and a dual charge pump circuit with complementary architecture using charge sharing clock scheme is presented. The proposed charge sharing clock generator is able to recover the charge from parasitic-capacitor charging and discharging, so that the dynamic power loss in the pumping process is reduced by a half. To preserve the overlapping period of the four-phase clock used for threshold cancellation technique, two complementary sets of clocks are generated from the proposed clock generator, and each set feeds a certain branch of the dual charge pump to achieve the between-branch charge sharing. A test chip is fabricated in 0.18 μm process, and the area penalty of the proposed charge sharing clock generator is 1%. From the measurement results, the proposed charge pump shows an overall power efficiency increase with a peak value of 63.7% comparing to 52.3% of a conventional single charge pump without charge sharing, and the proposed clock scheme shows no degradation on the driving capability while the output ripple voltage is reduced by 43%.

    KW - Charge sharing

    KW - Dual charge pump

    KW - Power efficiency

    UR - http://www.scopus.com/inward/record.url?scp=84863036704&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84863036704&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E95.A.439

    DO - 10.1587/transfun.E95.A.439

    M3 - Article

    AN - SCOPUS:84863036704

    VL - E95-A

    SP - 439

    EP - 446

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 2

    ER -