An efficient hardware routing algorithms for NoC

Yiping Dong, Zhen Lin, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Networks on Chip (NoC) has been widely discussed for its smart structure and high performance. Routing algorithms significantly influence design cost and system performance of NoC. In this paper, a new hardware method called FinalDestination-Tag (FDT) is proposed to improve the original Destination-Tag (DT) method for implementing different routing algorithms. Compared with the DT method, the proposed FDT method could reduce the header size of the packet. We evaluate NoC with this proposed method in terms of circuit resource, average latency, max latency, average throughput and power consumption. The results indicate that the proposed method is effective in increasing throughput and reducing circuit resource, latency and power consumption for NoC.

Original languageEnglish
Title of host publicationIEEE Region 10 Annual International Conference, Proceedings/TENCON
Pages1525-1530
Number of pages6
DOIs
Publication statusPublished - 2010
Event2010 IEEE Region 10 Conference, TENCON 2010 - Fukuoka
Duration: 2010 Nov 212010 Nov 24

Other

Other2010 IEEE Region 10 Conference, TENCON 2010
CityFukuoka
Period10/11/2110/11/24

Fingerprint

Routing algorithms
Hardware
Electric power utilization
Throughput
Intelligent structures
Networks (circuits)
Network-on-chip
Costs

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications

Cite this

Dong, Y., Lin, Z., & Watanabe, T. (2010). An efficient hardware routing algorithms for NoC. In IEEE Region 10 Annual International Conference, Proceedings/TENCON (pp. 1525-1530). [5686149] https://doi.org/10.1109/TENCON.2010.5686149

An efficient hardware routing algorithms for NoC. / Dong, Yiping; Lin, Zhen; Watanabe, Takahiro.

IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2010. p. 1525-1530 5686149.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dong, Y, Lin, Z & Watanabe, T 2010, An efficient hardware routing algorithms for NoC. in IEEE Region 10 Annual International Conference, Proceedings/TENCON., 5686149, pp. 1525-1530, 2010 IEEE Region 10 Conference, TENCON 2010, Fukuoka, 10/11/21. https://doi.org/10.1109/TENCON.2010.5686149
Dong Y, Lin Z, Watanabe T. An efficient hardware routing algorithms for NoC. In IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2010. p. 1525-1530. 5686149 https://doi.org/10.1109/TENCON.2010.5686149
Dong, Yiping ; Lin, Zhen ; Watanabe, Takahiro. / An efficient hardware routing algorithms for NoC. IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2010. pp. 1525-1530
@inproceedings{127325d677544e73a1f66a5c6c2bb029,
title = "An efficient hardware routing algorithms for NoC",
abstract = "Networks on Chip (NoC) has been widely discussed for its smart structure and high performance. Routing algorithms significantly influence design cost and system performance of NoC. In this paper, a new hardware method called FinalDestination-Tag (FDT) is proposed to improve the original Destination-Tag (DT) method for implementing different routing algorithms. Compared with the DT method, the proposed FDT method could reduce the header size of the packet. We evaluate NoC with this proposed method in terms of circuit resource, average latency, max latency, average throughput and power consumption. The results indicate that the proposed method is effective in increasing throughput and reducing circuit resource, latency and power consumption for NoC.",
author = "Yiping Dong and Zhen Lin and Takahiro Watanabe",
year = "2010",
doi = "10.1109/TENCON.2010.5686149",
language = "English",
isbn = "9781424468904",
pages = "1525--1530",
booktitle = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",

}

TY - GEN

T1 - An efficient hardware routing algorithms for NoC

AU - Dong, Yiping

AU - Lin, Zhen

AU - Watanabe, Takahiro

PY - 2010

Y1 - 2010

N2 - Networks on Chip (NoC) has been widely discussed for its smart structure and high performance. Routing algorithms significantly influence design cost and system performance of NoC. In this paper, a new hardware method called FinalDestination-Tag (FDT) is proposed to improve the original Destination-Tag (DT) method for implementing different routing algorithms. Compared with the DT method, the proposed FDT method could reduce the header size of the packet. We evaluate NoC with this proposed method in terms of circuit resource, average latency, max latency, average throughput and power consumption. The results indicate that the proposed method is effective in increasing throughput and reducing circuit resource, latency and power consumption for NoC.

AB - Networks on Chip (NoC) has been widely discussed for its smart structure and high performance. Routing algorithms significantly influence design cost and system performance of NoC. In this paper, a new hardware method called FinalDestination-Tag (FDT) is proposed to improve the original Destination-Tag (DT) method for implementing different routing algorithms. Compared with the DT method, the proposed FDT method could reduce the header size of the packet. We evaluate NoC with this proposed method in terms of circuit resource, average latency, max latency, average throughput and power consumption. The results indicate that the proposed method is effective in increasing throughput and reducing circuit resource, latency and power consumption for NoC.

UR - http://www.scopus.com/inward/record.url?scp=79951644487&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951644487&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2010.5686149

DO - 10.1109/TENCON.2010.5686149

M3 - Conference contribution

AN - SCOPUS:79951644487

SN - 9781424468904

SP - 1525

EP - 1530

BT - IEEE Region 10 Annual International Conference, Proceedings/TENCON

ER -