An independent bandwidth reduction device for HEVC VLSI video system

Jiayi Zhu, Li Guo, Dajiang Zhou, Shinji Kimura, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

FRC (frame re-compression) is a kind of widely used technique in reducing the SDRAM (synchronous dynamic random access memory) bandwidth of HEVC video system. However, in previous research works, FRC imposes requirements on accessing pattern and hence its usage are only limited in HEVC video codecs. While in a typical HEVC VLSI video system, there exists many other video IPs with high bandwidth requirements. Therefore, in this article, we propose a new FRC architecture to overcome the limitation and make it applicable to all the video IPs in a HEVC VLSI video system, which raises the overall bandwidth reduction rate of the whole video system. Our proposal has two points: firstly we propose a system internal bus based FRC architecture, which is independent, transparent, and easily connected to all other video IPs. Secondly, we propose a FA (freely access) scheme to remove the requirements on access pattern in previous work. By using this proposal, the bandwidth reduction rate in our VLSI video system model is raised from 92.4% to 69.6%.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages609-612
Number of pages4
Volume2015-July
ISBN (Print)9781479983919
DOIs
Publication statusPublished - 2015 Jul 27
EventIEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal
Duration: 2015 May 242015 May 27

Other

OtherIEEE International Symposium on Circuits and Systems, ISCAS 2015
CountryPortugal
CityLisbon
Period15/5/2415/5/27

Fingerprint

Bandwidth
Data storage equipment

Keywords

  • Bandwidth
  • Frame Re-Compression
  • HEVC video system

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Zhu, J., Guo, L., Zhou, D., Kimura, S., & Goto, S. (2015). An independent bandwidth reduction device for HEVC VLSI video system. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 2015-July, pp. 609-612). [7168707] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2015.7168707

An independent bandwidth reduction device for HEVC VLSI video system. / Zhu, Jiayi; Guo, Li; Zhou, Dajiang; Kimura, Shinji; Goto, Satoshi.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2015-July Institute of Electrical and Electronics Engineers Inc., 2015. p. 609-612 7168707.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhu, J, Guo, L, Zhou, D, Kimura, S & Goto, S 2015, An independent bandwidth reduction device for HEVC VLSI video system. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 2015-July, 7168707, Institute of Electrical and Electronics Engineers Inc., pp. 609-612, IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 15/5/24. https://doi.org/10.1109/ISCAS.2015.7168707
Zhu J, Guo L, Zhou D, Kimura S, Goto S. An independent bandwidth reduction device for HEVC VLSI video system. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2015-July. Institute of Electrical and Electronics Engineers Inc. 2015. p. 609-612. 7168707 https://doi.org/10.1109/ISCAS.2015.7168707
Zhu, Jiayi ; Guo, Li ; Zhou, Dajiang ; Kimura, Shinji ; Goto, Satoshi. / An independent bandwidth reduction device for HEVC VLSI video system. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2015-July Institute of Electrical and Electronics Engineers Inc., 2015. pp. 609-612
@inproceedings{2fccf5163c1e48709a01cadaff4c985f,
title = "An independent bandwidth reduction device for HEVC VLSI video system",
abstract = "FRC (frame re-compression) is a kind of widely used technique in reducing the SDRAM (synchronous dynamic random access memory) bandwidth of HEVC video system. However, in previous research works, FRC imposes requirements on accessing pattern and hence its usage are only limited in HEVC video codecs. While in a typical HEVC VLSI video system, there exists many other video IPs with high bandwidth requirements. Therefore, in this article, we propose a new FRC architecture to overcome the limitation and make it applicable to all the video IPs in a HEVC VLSI video system, which raises the overall bandwidth reduction rate of the whole video system. Our proposal has two points: firstly we propose a system internal bus based FRC architecture, which is independent, transparent, and easily connected to all other video IPs. Secondly, we propose a FA (freely access) scheme to remove the requirements on access pattern in previous work. By using this proposal, the bandwidth reduction rate in our VLSI video system model is raised from 92.4{\%} to 69.6{\%}.",
keywords = "Bandwidth, Frame Re-Compression, HEVC video system",
author = "Jiayi Zhu and Li Guo and Dajiang Zhou and Shinji Kimura and Satoshi Goto",
year = "2015",
month = "7",
day = "27",
doi = "10.1109/ISCAS.2015.7168707",
language = "English",
isbn = "9781479983919",
volume = "2015-July",
pages = "609--612",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - An independent bandwidth reduction device for HEVC VLSI video system

AU - Zhu, Jiayi

AU - Guo, Li

AU - Zhou, Dajiang

AU - Kimura, Shinji

AU - Goto, Satoshi

PY - 2015/7/27

Y1 - 2015/7/27

N2 - FRC (frame re-compression) is a kind of widely used technique in reducing the SDRAM (synchronous dynamic random access memory) bandwidth of HEVC video system. However, in previous research works, FRC imposes requirements on accessing pattern and hence its usage are only limited in HEVC video codecs. While in a typical HEVC VLSI video system, there exists many other video IPs with high bandwidth requirements. Therefore, in this article, we propose a new FRC architecture to overcome the limitation and make it applicable to all the video IPs in a HEVC VLSI video system, which raises the overall bandwidth reduction rate of the whole video system. Our proposal has two points: firstly we propose a system internal bus based FRC architecture, which is independent, transparent, and easily connected to all other video IPs. Secondly, we propose a FA (freely access) scheme to remove the requirements on access pattern in previous work. By using this proposal, the bandwidth reduction rate in our VLSI video system model is raised from 92.4% to 69.6%.

AB - FRC (frame re-compression) is a kind of widely used technique in reducing the SDRAM (synchronous dynamic random access memory) bandwidth of HEVC video system. However, in previous research works, FRC imposes requirements on accessing pattern and hence its usage are only limited in HEVC video codecs. While in a typical HEVC VLSI video system, there exists many other video IPs with high bandwidth requirements. Therefore, in this article, we propose a new FRC architecture to overcome the limitation and make it applicable to all the video IPs in a HEVC VLSI video system, which raises the overall bandwidth reduction rate of the whole video system. Our proposal has two points: firstly we propose a system internal bus based FRC architecture, which is independent, transparent, and easily connected to all other video IPs. Secondly, we propose a FA (freely access) scheme to remove the requirements on access pattern in previous work. By using this proposal, the bandwidth reduction rate in our VLSI video system model is raised from 92.4% to 69.6%.

KW - Bandwidth

KW - Frame Re-Compression

KW - HEVC video system

UR - http://www.scopus.com/inward/record.url?scp=84946233629&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84946233629&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2015.7168707

DO - 10.1109/ISCAS.2015.7168707

M3 - Conference contribution

AN - SCOPUS:84946233629

SN - 9781479983919

VL - 2015-July

SP - 609

EP - 612

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

ER -