An interactive simulation system for structured logic design - ISS

Takeshi Sakai; Yoshiyuki Tsuchida; Hiroto Yasuura; Yasushi Ooi; Yoshitsugu Ono; Hlroshi Kano; Shinji Kimura; Shuzo Yajima

doi:10.1109/DAC.1982.1585579

An interactive simulation system for structured logic design - ISS

Takeshi Sakai, Yoshiyuki Tsuchida, Hiroto Yasuura, Yasushi Ooi, Yoshitsugu Ono, Hlroshi Kano, Shinji Kimura, Shuzo Yajima

Research output: Contribution to journal › Conference article › peer-review

2 Citations (Scopus)

Abstract

An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated "module oriented" to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

Original language	English
Pages (from-to)	747-754
Number of pages	8
Journal	Proceedings - Design Automation Conference
DOIs	https://doi.org/10.1109/DAC.1982.1585579
Publication status	Published - 1982 Jan 1
Externally published	Yes
Event	19th Design Automation Conference, DAC 1982 - Las Vegas, United States Duration: 1982 Jun 14 → 1982 Jun 16

ASJC Scopus subject areas

Computer Science Applications
Control and Systems Engineering
Electrical and Electronic Engineering
Modelling and Simulation

Access to Document

10.1109/DAC.1982.1585579

Fingerprint Dive into the research topics of 'An interactive simulation system for structured logic design - ISS'. Together they form a unique fingerprint.

Cite this

@article{381691708e9d4eb9bdd2ee67b297d05d,

title = "An interactive simulation system for structured logic design - ISS",

abstract = "An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated {"}module oriented{"} to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.",

author = "Takeshi Sakai and Yoshiyuki Tsuchida and Hiroto Yasuura and Yasushi Ooi and Yoshitsugu Ono and Hlroshi Kano and Shinji Kimura and Shuzo Yajima",

note = "Funding Information: The authors would like to express their sincere appliciation to Associate Professor Y.Kambayashi, Mr. H.Hiraishi and Dr. K. Inagaki of Kyoto University for their many helpful suggestions and discussions. The authors are also indebted to Mr. H.Oohira for the implementation of the input pattern translator. This work is partly supported by the Science Foundation Grant of the Ministry of Education of Japan. Publisher Copyright: {\textcopyright} 1982 IEEE. Copyright: Copyright 2018 Elsevier B.V., All rights reserved.; 19th Design Automation Conference, DAC 1982 ; Conference date: 14-06-1982 Through 16-06-1982",

year = "1982",

month = jan,

day = "1",

doi = "10.1109/DAC.1982.1585579",

language = "English",

pages = "747--754",

journal = "Proceedings - Design Automation Conference",

issn = "0738-100X",

}

TY - JOUR

T1 - An interactive simulation system for structured logic design - ISS

AU - Sakai, Takeshi

AU - Tsuchida, Yoshiyuki

AU - Yasuura, Hiroto

AU - Ooi, Yasushi

AU - Ono, Yoshitsugu

AU - Kano, Hlroshi

AU - Kimura, Shinji

AU - Yajima, Shuzo

N1 - Funding Information: The authors would like to express their sincere appliciation to Associate Professor Y.Kambayashi, Mr. H.Hiraishi and Dr. K. Inagaki of Kyoto University for their many helpful suggestions and discussions. The authors are also indebted to Mr. H.Oohira for the implementation of the input pattern translator. This work is partly supported by the Science Foundation Grant of the Ministry of Education of Japan. Publisher Copyright: © 1982 IEEE. Copyright: Copyright 2018 Elsevier B.V., All rights reserved.

PY - 1982/1/1

Y1 - 1982/1/1

N2 - An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated "module oriented" to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

AB - An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated "module oriented" to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

UR - http://www.scopus.com/inward/record.url?scp=84939394281&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84939394281&partnerID=8YFLogxK

U2 - 10.1109/DAC.1982.1585579

DO - 10.1109/DAC.1982.1585579

M3 - Conference article

AN - SCOPUS:84939394281

SP - 747

EP - 754

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

T2 - 19th Design Automation Conference, DAC 1982

Y2 - 14 June 1982 through 16 June 1982

ER -

An interactive simulation system for structured logic design - ISS

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Cite this