Abstract
An output capacitor-less low dropout regulator with three quick-responding (QR) loops is implemented in 0.18 μm CMOS technology, featuring low sensitivity with changes in input voltage and load current. The proposed capacitor-less LDO has high stability for a current load from 0 to 100 mA and a capacitor load of 100 pF while the dropout voltage is 200 mV. A buffer is used to improve loop gain. The line regulation is 0.95 mV/V and the load regulation is 20 μV/mA. The quick-responding loops can effectively reduce the overshoot and undershoot. When the load current switch between 0 and 100 mA with 1 μs edge time, the maximum overshoot and undershoot are 36.13 mV and 36.81 mV under a 1.2 V supply voltage. And setting time is about 1.8 μs.
Original language | English |
---|---|
Title of host publication | ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE) |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 51-52 |
Number of pages | 2 |
ISBN (Print) | 9781467393089 |
DOIs | |
Publication status | Published - 2016 Feb 8 |
Event | 12th International SoC Design Conference, ISOCC 2015 - Gyeongju, Korea, Republic of Duration: 2015 Nov 2 → 2015 Nov 5 |
Other
Other | 12th International SoC Design Conference, ISOCC 2015 |
---|---|
Country/Territory | Korea, Republic of |
City | Gyeongju |
Period | 15/11/2 → 15/11/5 |
Keywords
- cap-less low dropout regulator
- high slew rate
- high stability
- small undershoot
- three quick responding loops
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering
- Electronic, Optical and Magnetic Materials