An SDRAM controller optimized for high definition video coding application

Jiayi Zhu; Peilin Liu; Dajiang Zhou

doi:10.1109/ISCAS.2008.4542218

An SDRAM controller optimized for high definition video coding application

Jiayi Zhu, Peilin Liu, Dajiang Zhou

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

32 Citations (Scopus)

Abstract

The huge SDRAM bandwidth requirement is an architectural bottleneck of video decoders. Besides the large amounts of data transmission cycles, many extra overhead (up to over 50%) are incurred by the ACTIVE or PRECHARGE (A\P) operations in conventional SDRAM controllers. In this paper, we propose an optimized SDRAM controller, which can improve the bandwidth efficiency by eliminating most of the extra overhead. An access management scheme that enables consecutive data transmission is employed to reduce the need of A\P operations. In addition, a scheduler is designed to hide the latency for A\P operations. Experimental result shows that the SDRAM controller is able to meet the bandwidth requirement of real-time decoding 1080P H.264 video streams, at less than 100Mhz with 32-bit DDR SDRAM.

Original language	English
Title of host publication	Proceedings - IEEE International Symposium on Circuits and Systems
Pages	3518-3521
Number of pages	4
DOIs	https://doi.org/10.1109/ISCAS.2008.4542218
Publication status	Published - 2008
Externally published	Yes
Event	2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 - Seattle, WA Duration: 2008 May 18 → 2008 May 21

Other

Other	2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
City	Seattle, WA
Period	08/5/18 → 08/5/21

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/ISCAS.2008.4542218

Cite this

@inproceedings{722c7d0e367843fb99464794b5337d2c,

title = "An SDRAM controller optimized for high definition video coding application",

abstract = "The huge SDRAM bandwidth requirement is an architectural bottleneck of video decoders. Besides the large amounts of data transmission cycles, many extra overhead (up to over 50%) are incurred by the ACTIVE or PRECHARGE (A\P) operations in conventional SDRAM controllers. In this paper, we propose an optimized SDRAM controller, which can improve the bandwidth efficiency by eliminating most of the extra overhead. An access management scheme that enables consecutive data transmission is employed to reduce the need of A\P operations. In addition, a scheduler is designed to hide the latency for A\P operations. Experimental result shows that the SDRAM controller is able to meet the bandwidth requirement of real-time decoding 1080P H.264 video streams, at less than 100Mhz with 32-bit DDR SDRAM.",

author = "Jiayi Zhu and Peilin Liu and Dajiang Zhou",

year = "2008",

doi = "10.1109/ISCAS.2008.4542218",

language = "English",

isbn = "9781424416844",

pages = "3518--3521",

booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

note = "2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 ; Conference date: 18-05-2008 Through 21-05-2008",

}

TY - GEN

T1 - An SDRAM controller optimized for high definition video coding application

AU - Zhu, Jiayi

AU - Liu, Peilin

AU - Zhou, Dajiang

PY - 2008

Y1 - 2008

N2 - The huge SDRAM bandwidth requirement is an architectural bottleneck of video decoders. Besides the large amounts of data transmission cycles, many extra overhead (up to over 50%) are incurred by the ACTIVE or PRECHARGE (A\P) operations in conventional SDRAM controllers. In this paper, we propose an optimized SDRAM controller, which can improve the bandwidth efficiency by eliminating most of the extra overhead. An access management scheme that enables consecutive data transmission is employed to reduce the need of A\P operations. In addition, a scheduler is designed to hide the latency for A\P operations. Experimental result shows that the SDRAM controller is able to meet the bandwidth requirement of real-time decoding 1080P H.264 video streams, at less than 100Mhz with 32-bit DDR SDRAM.

AB - The huge SDRAM bandwidth requirement is an architectural bottleneck of video decoders. Besides the large amounts of data transmission cycles, many extra overhead (up to over 50%) are incurred by the ACTIVE or PRECHARGE (A\P) operations in conventional SDRAM controllers. In this paper, we propose an optimized SDRAM controller, which can improve the bandwidth efficiency by eliminating most of the extra overhead. An access management scheme that enables consecutive data transmission is employed to reduce the need of A\P operations. In addition, a scheduler is designed to hide the latency for A\P operations. Experimental result shows that the SDRAM controller is able to meet the bandwidth requirement of real-time decoding 1080P H.264 video streams, at less than 100Mhz with 32-bit DDR SDRAM.

UR - http://www.scopus.com/inward/record.url?scp=51749123956&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51749123956&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2008.4542218

DO - 10.1109/ISCAS.2008.4542218

M3 - Conference contribution

AN - SCOPUS:51749123956

SN - 9781424416844

SP - 3518

EP - 3521

BT - Proceedings - IEEE International Symposium on Circuits and Systems

T2 - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008

Y2 - 18 May 2008 through 21 May 2008

ER -

An SDRAM controller optimized for high definition video coding application

Abstract

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this