An SoC based HW/SW co-design architecture for multi-standard audio decoding

Dajiang Zhou, Peilin Liu, Ji Kong, Yunfei Zhang, Bin He, Ning Deng

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

In this paper, we presented an SOC based HW/SW co-design architecture for multi-standard audio decoding. It is developed to support the audio standards of AAC LC profile, Dolby AC3, Ogg Vorbis, MPEG-1 Layer 3 (MP3) and Windows Media Audio (WMA). A VLSI reconfigurable filterbank based on CORDIC algorithm is developed to accelerate the multistandard decoding process. We designed and implemented an SOC platform to verify the filterbank as an IP core. Experimental result shows that the architecture is able to perform real-time audio decoding at low frequency (typically 10.6MHz for AAC and 11.3MHz for MP3) and the implementation cost is low (44.3k gates, 34k bytes RAM and 45k bytes data ROM for 5 audio standards). The architecture is also flexible for extending support of new formats and standards.

Original languageEnglish
Title of host publication2007 IEEE Asian Solid-State Circuits Conference, A-SSCC
Pages200-203
Number of pages4
DOIs
Publication statusPublished - 2007
Externally publishedYes
Event2007 IEEE Asian Solid-State Circuits Conference, A-SSCC - Jeju
Duration: 2007 Nov 122007 Nov 14

Other

Other2007 IEEE Asian Solid-State Circuits Conference, A-SSCC
CityJeju
Period07/11/1207/11/14

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An SoC based HW/SW co-design architecture for multi-standard audio decoding'. Together they form a unique fingerprint.

  • Cite this

    Zhou, D., Liu, P., Kong, J., Zhang, Y., He, B., & Deng, N. (2007). An SoC based HW/SW co-design architecture for multi-standard audio decoding. In 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC (pp. 200-203). [4425765] https://doi.org/10.1109/ASSCC.2007.4425765