Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application

Yiqing Huang, Takeshi Ikenaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86% reduction in processing time; as for RPPSAD, it can save 25.4% to 39.8% power dissipation when processing typical HDTV720p sequences.

Original languageEnglish
Title of host publicationASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC
Pages163-166
Number of pages4
DOIs
Publication statusPublished - 2009
Externally publishedYes
Event2009 8th IEEE International Conference on ASIC, ASICON 2009 - Changsha
Duration: 2009 Oct 202009 Oct 23

Other

Other2009 8th IEEE International Conference on ASIC, ASICON 2009
CityChangsha
Period09/10/2009/10/23

Fingerprint

High definition television
Motion estimation
Adaptive algorithms
Energy dissipation
Pixels
Engines
Processing
Redundancy
Hardware
Data storage equipment
Experiments

Keywords

  • Adaptive algorithm
  • H.264/AVC
  • Reconfigurable architecture

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Huang, Y., & Ikenaga, T. (2009). Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application. In ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC (pp. 163-166). [5351583] https://doi.org/10.1109/ASICON.2009.5351583

Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application. / Huang, Yiqing; Ikenaga, Takeshi.

ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC. 2009. p. 163-166 5351583.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, Y & Ikenaga, T 2009, Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application. in ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC., 5351583, pp. 163-166, 2009 8th IEEE International Conference on ASIC, ASICON 2009, Changsha, 09/10/20. https://doi.org/10.1109/ASICON.2009.5351583
Huang, Yiqing ; Ikenaga, Takeshi. / Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application. ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC. 2009. pp. 163-166
@inproceedings{22d487cbdfe3465f8dce30a7ac215c35,
title = "Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application",
abstract = "In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86{\%} reduction in processing time; as for RPPSAD, it can save 25.4{\%} to 39.8{\%} power dissipation when processing typical HDTV720p sequences.",
keywords = "Adaptive algorithm, H.264/AVC, Reconfigurable architecture",
author = "Yiqing Huang and Takeshi Ikenaga",
year = "2009",
doi = "10.1109/ASICON.2009.5351583",
language = "English",
isbn = "9781424438686",
pages = "163--166",
booktitle = "ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC",

}

TY - GEN

T1 - Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application

AU - Huang, Yiqing

AU - Ikenaga, Takeshi

PY - 2009

Y1 - 2009

N2 - In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86% reduction in processing time; as for RPPSAD, it can save 25.4% to 39.8% power dissipation when processing typical HDTV720p sequences.

AB - In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86% reduction in processing time; as for RPPSAD, it can save 25.4% to 39.8% power dissipation when processing typical HDTV720p sequences.

KW - Adaptive algorithm

KW - H.264/AVC

KW - Reconfigurable architecture

UR - http://www.scopus.com/inward/record.url?scp=77949350040&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949350040&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2009.5351583

DO - 10.1109/ASICON.2009.5351583

M3 - Conference contribution

AN - SCOPUS:77949350040

SN - 9781424438686

SP - 163

EP - 166

BT - ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC

ER -