Analytical model of static noise margin in CMOS SRAM for variation consideration

Hirofumi Shinohara, Koji Nii, Hidetoshi Onodera

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

An analytical model of the static noise margin (SNM) for a 6T CMOS SRAM suitable for use in investigating the effect of random Vth variation is derived. A three-step approach using characteristic points of the half cell inverter's transfer curve is developed. Parameters of each transistor are handled individually so that their sensitivities are calculable. A new MOSFET model in the moderate inversion is proposed to maintain accuracy, even in the low VDD condition. Correlation between the proposed model calculations and circuit simulations was verified using a 90nm CMOS LSTP device. Closely correlated dependency on parameters such as Vth, the W ratio, and VDD were obtained. Maximum error measured in the VDD range of 0.6-1.6V was 16mV (7% of typical SNM). Finally, guidelines to obtain large SNM are discussed in this paper.

Original languageEnglish
Pages (from-to)1488-1500
Number of pages13
JournalIEICE Transactions on Electronics
VolumeE91-C
Issue number9
DOIs
Publication statusPublished - 2008 Sep
Externally publishedYes

Fingerprint

Static random access storage
Analytical models
Circuit simulation
Transistors

Keywords

  • Memory cell
  • SNM
  • SRAM
  • Static noise margin
  • Variability

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Analytical model of static noise margin in CMOS SRAM for variation consideration. / Shinohara, Hirofumi; Nii, Koji; Onodera, Hidetoshi.

In: IEICE Transactions on Electronics, Vol. E91-C, No. 9, 09.2008, p. 1488-1500.

Research output: Contribution to journalArticle

@article{652764a9876042e784a3f711bba34a35,
title = "Analytical model of static noise margin in CMOS SRAM for variation consideration",
abstract = "An analytical model of the static noise margin (SNM) for a 6T CMOS SRAM suitable for use in investigating the effect of random Vth variation is derived. A three-step approach using characteristic points of the half cell inverter's transfer curve is developed. Parameters of each transistor are handled individually so that their sensitivities are calculable. A new MOSFET model in the moderate inversion is proposed to maintain accuracy, even in the low VDD condition. Correlation between the proposed model calculations and circuit simulations was verified using a 90nm CMOS LSTP device. Closely correlated dependency on parameters such as Vth, the W ratio, and VDD were obtained. Maximum error measured in the VDD range of 0.6-1.6V was 16mV (7{\%} of typical SNM). Finally, guidelines to obtain large SNM are discussed in this paper.",
keywords = "Memory cell, SNM, SRAM, Static noise margin, Variability",
author = "Hirofumi Shinohara and Koji Nii and Hidetoshi Onodera",
year = "2008",
month = "9",
doi = "10.1093/ietele/e91-c.9.1488",
language = "English",
volume = "E91-C",
pages = "1488--1500",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "9",

}

TY - JOUR

T1 - Analytical model of static noise margin in CMOS SRAM for variation consideration

AU - Shinohara, Hirofumi

AU - Nii, Koji

AU - Onodera, Hidetoshi

PY - 2008/9

Y1 - 2008/9

N2 - An analytical model of the static noise margin (SNM) for a 6T CMOS SRAM suitable for use in investigating the effect of random Vth variation is derived. A three-step approach using characteristic points of the half cell inverter's transfer curve is developed. Parameters of each transistor are handled individually so that their sensitivities are calculable. A new MOSFET model in the moderate inversion is proposed to maintain accuracy, even in the low VDD condition. Correlation between the proposed model calculations and circuit simulations was verified using a 90nm CMOS LSTP device. Closely correlated dependency on parameters such as Vth, the W ratio, and VDD were obtained. Maximum error measured in the VDD range of 0.6-1.6V was 16mV (7% of typical SNM). Finally, guidelines to obtain large SNM are discussed in this paper.

AB - An analytical model of the static noise margin (SNM) for a 6T CMOS SRAM suitable for use in investigating the effect of random Vth variation is derived. A three-step approach using characteristic points of the half cell inverter's transfer curve is developed. Parameters of each transistor are handled individually so that their sensitivities are calculable. A new MOSFET model in the moderate inversion is proposed to maintain accuracy, even in the low VDD condition. Correlation between the proposed model calculations and circuit simulations was verified using a 90nm CMOS LSTP device. Closely correlated dependency on parameters such as Vth, the W ratio, and VDD were obtained. Maximum error measured in the VDD range of 0.6-1.6V was 16mV (7% of typical SNM). Finally, guidelines to obtain large SNM are discussed in this paper.

KW - Memory cell

KW - SNM

KW - SRAM

KW - Static noise margin

KW - Variability

UR - http://www.scopus.com/inward/record.url?scp=77953404969&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77953404969&partnerID=8YFLogxK

U2 - 10.1093/ietele/e91-c.9.1488

DO - 10.1093/ietele/e91-c.9.1488

M3 - Article

AN - SCOPUS:77953404969

VL - E91-C

SP - 1488

EP - 1500

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 9

ER -