Application-specific network-on-chip synthesis with topology-aware floorplanning

Bo Huang, Song Chen, Wei Zhong, Takeshi Yoshimura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Application-Specific Network-on-Chip (ASNoC) architecture is more promising than regular network-on-Chip(NoC) for some particular applications. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology. In previous works, the placement of the cores and network components, and the path allocation are explored separately. However, the path allocation strongly depends on the placement of cores and network components. In this paper, we integrate these steps together through the floorplanning with the cluster reconstruction and path allocation (FCRPA). Several SoC benchmarks have been tested and the results showed improvements over the latest works. copy;2012 IEEE.

Original languageEnglish
Title of host publicationProceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design
Publication statusPublished - 2012
Event2012 25th Symposium on Integrated Circuits and Systems Design, SBCCI 2012 - Brasilia
Duration: 2012 Aug 302012 Sep 2

Other

Other2012 25th Symposium on Integrated Circuits and Systems Design, SBCCI 2012
CityBrasilia
Period12/8/3012/9/2

Fingerprint

Topology
Network components
Network-on-chip

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Huang, B., Chen, S., Zhong, W., & Yoshimura, T. (2012). Application-specific network-on-chip synthesis with topology-aware floorplanning. In Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design

Application-specific network-on-chip synthesis with topology-aware floorplanning. / Huang, Bo; Chen, Song; Zhong, Wei; Yoshimura, Takeshi.

Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design. 2012.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, B, Chen, S, Zhong, W & Yoshimura, T 2012, Application-specific network-on-chip synthesis with topology-aware floorplanning. in Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design. 2012 25th Symposium on Integrated Circuits and Systems Design, SBCCI 2012, Brasilia, 12/8/30.
Huang B, Chen S, Zhong W, Yoshimura T. Application-specific network-on-chip synthesis with topology-aware floorplanning. In Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design. 2012
Huang, Bo ; Chen, Song ; Zhong, Wei ; Yoshimura, Takeshi. / Application-specific network-on-chip synthesis with topology-aware floorplanning. Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design. 2012.
@inproceedings{3209f266e5ce408f9bca92b07d4ad105,
title = "Application-specific network-on-chip synthesis with topology-aware floorplanning",
abstract = "Application-Specific Network-on-Chip (ASNoC) architecture is more promising than regular network-on-Chip(NoC) for some particular applications. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology. In previous works, the placement of the cores and network components, and the path allocation are explored separately. However, the path allocation strongly depends on the placement of cores and network components. In this paper, we integrate these steps together through the floorplanning with the cluster reconstruction and path allocation (FCRPA). Several SoC benchmarks have been tested and the results showed improvements over the latest works. copy;2012 IEEE.",
author = "Bo Huang and Song Chen and Wei Zhong and Takeshi Yoshimura",
year = "2012",
language = "English",
isbn = "9781467326087",
booktitle = "Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design",

}

TY - GEN

T1 - Application-specific network-on-chip synthesis with topology-aware floorplanning

AU - Huang, Bo

AU - Chen, Song

AU - Zhong, Wei

AU - Yoshimura, Takeshi

PY - 2012

Y1 - 2012

N2 - Application-Specific Network-on-Chip (ASNoC) architecture is more promising than regular network-on-Chip(NoC) for some particular applications. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology. In previous works, the placement of the cores and network components, and the path allocation are explored separately. However, the path allocation strongly depends on the placement of cores and network components. In this paper, we integrate these steps together through the floorplanning with the cluster reconstruction and path allocation (FCRPA). Several SoC benchmarks have been tested and the results showed improvements over the latest works. copy;2012 IEEE.

AB - Application-Specific Network-on-Chip (ASNoC) architecture is more promising than regular network-on-Chip(NoC) for some particular applications. In ASNoC Design, one of the key challenges is to generate the most suitable and power efficient NoC topology. In previous works, the placement of the cores and network components, and the path allocation are explored separately. However, the path allocation strongly depends on the placement of cores and network components. In this paper, we integrate these steps together through the floorplanning with the cluster reconstruction and path allocation (FCRPA). Several SoC benchmarks have been tested and the results showed improvements over the latest works. copy;2012 IEEE.

UR - http://www.scopus.com/inward/record.url?scp=84870811689&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84870811689&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84870811689

SN - 9781467326087

BT - Proceedings - SBCCI 2012: 25th Symposium on Integrated Circuits and Systems Design

ER -