Application-specific shared last-level cache optimization for low-power embedded systems

Huatao Zhao, Jiongyao Ye, Xian Su, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Modern embedded systems favor the chip multiprocessor frame to achieve higher performance, but they are restricted by the inefficient cache hierarchies. Typically, the accessing interference and improper allocation in last-level cache (LLC) shared by multiprocessors cause significant energy consumption and performance depression. In this paper, we propose a configurable and partitioned cache hierarchy where an energy-efficient runtime mechanism can well manage the shared LLC to meet application programs. This mechanism utilizes the repeated behaviors in hot subroutines of application and selects the proper partition intervals. Then, a low-power metric based configurable scheme is employed to explore the optimal allocation of given cache resources. Thus, we can provide each core with the optimal allocation information to dynamically partition the shared LLC during runtime. Experimental results for a quad-core system using the SPEC2006 benchmarks show that the cache access energy can be reduced by on average 32.5 percent compared to the equal partition scheme only with 1.3 percent performance off.

Original languageEnglish
Title of host publicationConference Proceedings - 13th IEEE International NEW Circuits and Systems Conference, NEWCAS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9781479988938
DOIs
Publication statusPublished - 2015 Aug 6
Event13th IEEE International NEW Circuits and Systems Conference, NEWCAS 2015 - Grenoble, France
Duration: 2015 Jun 72015 Jun 10

Other

Other13th IEEE International NEW Circuits and Systems Conference, NEWCAS 2015
Country/TerritoryFrance
CityGrenoble
Period15/6/715/6/10

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Application-specific shared last-level cache optimization for low-power embedded systems'. Together they form a unique fingerprint.

Cite this