Approximate-DCT-derived measurement matrices with row-operation-based measurement compression and its VLSI architecture for Compressed Sensing

Jianbin Zhou, Dajiang Zhou, Takeshi Yoshimura, Satoshi Goto

Research output: Contribution to journalArticle

Abstract

Compressed Sensing based CMOS image sensor (CSCIS) is a new generation of CMOS image sensor that significantly reduces the power consumption. For CS-CIS, the image quality and data volume of output are two important issues to concern. In this paper, we first proposed an algorithm to generate a series of deterministic and ternary matrices, which improves the image quality, reduces the data volume and are compatible with CS-CIS. Proposed matrices are derived from the approximate DCT and trimmed in 2D-zigzag order, thus preserving the energy compaction property as DCT does. Moreover, we proposed matrix row operations adaptive to the proposed matrix to further compress data (measurements) without any image quality loss. At last, a low-cost VLSI architecture of measurements compression with proposed matrix row operations is implemented. Experiment results show our proposed matrix significantly improve the coding efficiency by BD-PSNR increase of 4.2 dB, comparing with the random binary matrix used in the-state-of-art CS-CIS. The proposed matrix row operations for measurement compression further increases the coding efficiency by 0.24 dB BD-PSNR (4.8% BD-rate reduction). The VLSI architecture is only 4.3 K gates in area and 0.3 mW in power consumption.

Original languageEnglish
Pages (from-to)263-272
Number of pages10
JournalIEICE Transactions on Electronics
VolumeE101C
Issue number4
DOIs
Publication statusPublished - 2018 Apr 1

Fingerprint

Compressed sensing
Image quality
Image sensors
Electric power utilization
Compaction

Keywords

  • Approximate DCT
  • CMOS image sensor
  • Compressed sensing
  • Intra prediction
  • Measurement coding
  • Measurement matrix
  • VLSI architecture

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Approximate-DCT-derived measurement matrices with row-operation-based measurement compression and its VLSI architecture for Compressed Sensing. / Zhou, Jianbin; Zhou, Dajiang; Yoshimura, Takeshi; Goto, Satoshi.

In: IEICE Transactions on Electronics, Vol. E101C, No. 4, 01.04.2018, p. 263-272.

Research output: Contribution to journalArticle

@article{19e629c177434cfcb9c58b8ae9df0870,
title = "Approximate-DCT-derived measurement matrices with row-operation-based measurement compression and its VLSI architecture for Compressed Sensing",
abstract = "Compressed Sensing based CMOS image sensor (CSCIS) is a new generation of CMOS image sensor that significantly reduces the power consumption. For CS-CIS, the image quality and data volume of output are two important issues to concern. In this paper, we first proposed an algorithm to generate a series of deterministic and ternary matrices, which improves the image quality, reduces the data volume and are compatible with CS-CIS. Proposed matrices are derived from the approximate DCT and trimmed in 2D-zigzag order, thus preserving the energy compaction property as DCT does. Moreover, we proposed matrix row operations adaptive to the proposed matrix to further compress data (measurements) without any image quality loss. At last, a low-cost VLSI architecture of measurements compression with proposed matrix row operations is implemented. Experiment results show our proposed matrix significantly improve the coding efficiency by BD-PSNR increase of 4.2 dB, comparing with the random binary matrix used in the-state-of-art CS-CIS. The proposed matrix row operations for measurement compression further increases the coding efficiency by 0.24 dB BD-PSNR (4.8{\%} BD-rate reduction). The VLSI architecture is only 4.3 K gates in area and 0.3 mW in power consumption.",
keywords = "Approximate DCT, CMOS image sensor, Compressed sensing, Intra prediction, Measurement coding, Measurement matrix, VLSI architecture",
author = "Jianbin Zhou and Dajiang Zhou and Takeshi Yoshimura and Satoshi Goto",
year = "2018",
month = "4",
day = "1",
doi = "10.1587/transele.E101.C.263",
language = "English",
volume = "E101C",
pages = "263--272",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Approximate-DCT-derived measurement matrices with row-operation-based measurement compression and its VLSI architecture for Compressed Sensing

AU - Zhou, Jianbin

AU - Zhou, Dajiang

AU - Yoshimura, Takeshi

AU - Goto, Satoshi

PY - 2018/4/1

Y1 - 2018/4/1

N2 - Compressed Sensing based CMOS image sensor (CSCIS) is a new generation of CMOS image sensor that significantly reduces the power consumption. For CS-CIS, the image quality and data volume of output are two important issues to concern. In this paper, we first proposed an algorithm to generate a series of deterministic and ternary matrices, which improves the image quality, reduces the data volume and are compatible with CS-CIS. Proposed matrices are derived from the approximate DCT and trimmed in 2D-zigzag order, thus preserving the energy compaction property as DCT does. Moreover, we proposed matrix row operations adaptive to the proposed matrix to further compress data (measurements) without any image quality loss. At last, a low-cost VLSI architecture of measurements compression with proposed matrix row operations is implemented. Experiment results show our proposed matrix significantly improve the coding efficiency by BD-PSNR increase of 4.2 dB, comparing with the random binary matrix used in the-state-of-art CS-CIS. The proposed matrix row operations for measurement compression further increases the coding efficiency by 0.24 dB BD-PSNR (4.8% BD-rate reduction). The VLSI architecture is only 4.3 K gates in area and 0.3 mW in power consumption.

AB - Compressed Sensing based CMOS image sensor (CSCIS) is a new generation of CMOS image sensor that significantly reduces the power consumption. For CS-CIS, the image quality and data volume of output are two important issues to concern. In this paper, we first proposed an algorithm to generate a series of deterministic and ternary matrices, which improves the image quality, reduces the data volume and are compatible with CS-CIS. Proposed matrices are derived from the approximate DCT and trimmed in 2D-zigzag order, thus preserving the energy compaction property as DCT does. Moreover, we proposed matrix row operations adaptive to the proposed matrix to further compress data (measurements) without any image quality loss. At last, a low-cost VLSI architecture of measurements compression with proposed matrix row operations is implemented. Experiment results show our proposed matrix significantly improve the coding efficiency by BD-PSNR increase of 4.2 dB, comparing with the random binary matrix used in the-state-of-art CS-CIS. The proposed matrix row operations for measurement compression further increases the coding efficiency by 0.24 dB BD-PSNR (4.8% BD-rate reduction). The VLSI architecture is only 4.3 K gates in area and 0.3 mW in power consumption.

KW - Approximate DCT

KW - CMOS image sensor

KW - Compressed sensing

KW - Intra prediction

KW - Measurement coding

KW - Measurement matrix

KW - VLSI architecture

UR - http://www.scopus.com/inward/record.url?scp=85044988605&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85044988605&partnerID=8YFLogxK

U2 - 10.1587/transele.E101.C.263

DO - 10.1587/transele.E101.C.263

M3 - Article

VL - E101C

SP - 263

EP - 272

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -