Area/delay estimation for digital signal processor cores

Y. Miyaoka, Y. Kataoka, Nozomu Togawa, Masao Yanagisawa, T. Ohtsuki

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)

    Abstract

    Hardware/software partitioning is one of the key processes in a hardware/software cosynthesis system for digital signal processor cores. In hardware/software partitioning, area and delay estimation of a processor core plays an important role since the hardware/software partitioning process must determine which part of a processor core should be realized by hardware units and which part should be realized by a sequence of instructions based on execution time of an input application program and area of a synthesized processor core. This paper proposes area and delay estimation equations for digital signal processor cores. For area estimation, we show that total area for a processor core can be derived from the sum of area for a processor kernel and area for additional hardware units. Area for a processor kernel can be mainly obtained by minimum area for a processor kernel and overheads for adding hardware units and registers. Area for a hardware unit can be mainly obtained by its type and operation bit width. For delay estimation, we show that critical path delay for a processor core can be derived from the delay of a hardware unit which is on the critical path in the processor core. Experimental results demonstrate that errors of area estimation are less than 2% and errors of delay estimation are less than 2ns when comparing estimated area and delay with logic-synthesized area and delay.

    Original languageEnglish
    Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages156-161
    Number of pages6
    Volume2001-January
    ISBN (Print)0780366336
    DOIs
    Publication statusPublished - 2001
    EventAsia and South Pacific Design Automation Conference 2001, ASP-DAC 2001 - Yokohama, Japan
    Duration: 2001 Jan 302001 Feb 2

    Other

    OtherAsia and South Pacific Design Automation Conference 2001, ASP-DAC 2001
    CountryJapan
    CityYokohama
    Period01/1/3001/2/2

    Fingerprint

    Digital signal processors
    Hardware
    Application programs

    Keywords

    • Application software
    • Delay estimation
    • Digital signal processors
    • Equations
    • Estimation error
    • Hardware
    • Kernel
    • Registers
    • Signal synthesis
    • Software systems

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design

    Cite this

    Miyaoka, Y., Kataoka, Y., Togawa, N., Yanagisawa, M., & Ohtsuki, T. (2001). Area/delay estimation for digital signal processor cores. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (Vol. 2001-January, pp. 156-161). [913297] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2001.913297

    Area/delay estimation for digital signal processor cores. / Miyaoka, Y.; Kataoka, Y.; Togawa, Nozomu; Yanagisawa, Masao; Ohtsuki, T.

    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2001-January Institute of Electrical and Electronics Engineers Inc., 2001. p. 156-161 913297.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Miyaoka, Y, Kataoka, Y, Togawa, N, Yanagisawa, M & Ohtsuki, T 2001, Area/delay estimation for digital signal processor cores. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. vol. 2001-January, 913297, Institute of Electrical and Electronics Engineers Inc., pp. 156-161, Asia and South Pacific Design Automation Conference 2001, ASP-DAC 2001, Yokohama, Japan, 01/1/30. https://doi.org/10.1109/ASPDAC.2001.913297
    Miyaoka Y, Kataoka Y, Togawa N, Yanagisawa M, Ohtsuki T. Area/delay estimation for digital signal processor cores. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2001-January. Institute of Electrical and Electronics Engineers Inc. 2001. p. 156-161. 913297 https://doi.org/10.1109/ASPDAC.2001.913297
    Miyaoka, Y. ; Kataoka, Y. ; Togawa, Nozomu ; Yanagisawa, Masao ; Ohtsuki, T. / Area/delay estimation for digital signal processor cores. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2001-January Institute of Electrical and Electronics Engineers Inc., 2001. pp. 156-161
    @inproceedings{4ed3549165a24db0ba7135c8c90b406a,
    title = "Area/delay estimation for digital signal processor cores",
    abstract = "Hardware/software partitioning is one of the key processes in a hardware/software cosynthesis system for digital signal processor cores. In hardware/software partitioning, area and delay estimation of a processor core plays an important role since the hardware/software partitioning process must determine which part of a processor core should be realized by hardware units and which part should be realized by a sequence of instructions based on execution time of an input application program and area of a synthesized processor core. This paper proposes area and delay estimation equations for digital signal processor cores. For area estimation, we show that total area for a processor core can be derived from the sum of area for a processor kernel and area for additional hardware units. Area for a processor kernel can be mainly obtained by minimum area for a processor kernel and overheads for adding hardware units and registers. Area for a hardware unit can be mainly obtained by its type and operation bit width. For delay estimation, we show that critical path delay for a processor core can be derived from the delay of a hardware unit which is on the critical path in the processor core. Experimental results demonstrate that errors of area estimation are less than 2{\%} and errors of delay estimation are less than 2ns when comparing estimated area and delay with logic-synthesized area and delay.",
    keywords = "Application software, Delay estimation, Digital signal processors, Equations, Estimation error, Hardware, Kernel, Registers, Signal synthesis, Software systems",
    author = "Y. Miyaoka and Y. Kataoka and Nozomu Togawa and Masao Yanagisawa and T. Ohtsuki",
    year = "2001",
    doi = "10.1109/ASPDAC.2001.913297",
    language = "English",
    isbn = "0780366336",
    volume = "2001-January",
    pages = "156--161",
    booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - GEN

    T1 - Area/delay estimation for digital signal processor cores

    AU - Miyaoka, Y.

    AU - Kataoka, Y.

    AU - Togawa, Nozomu

    AU - Yanagisawa, Masao

    AU - Ohtsuki, T.

    PY - 2001

    Y1 - 2001

    N2 - Hardware/software partitioning is one of the key processes in a hardware/software cosynthesis system for digital signal processor cores. In hardware/software partitioning, area and delay estimation of a processor core plays an important role since the hardware/software partitioning process must determine which part of a processor core should be realized by hardware units and which part should be realized by a sequence of instructions based on execution time of an input application program and area of a synthesized processor core. This paper proposes area and delay estimation equations for digital signal processor cores. For area estimation, we show that total area for a processor core can be derived from the sum of area for a processor kernel and area for additional hardware units. Area for a processor kernel can be mainly obtained by minimum area for a processor kernel and overheads for adding hardware units and registers. Area for a hardware unit can be mainly obtained by its type and operation bit width. For delay estimation, we show that critical path delay for a processor core can be derived from the delay of a hardware unit which is on the critical path in the processor core. Experimental results demonstrate that errors of area estimation are less than 2% and errors of delay estimation are less than 2ns when comparing estimated area and delay with logic-synthesized area and delay.

    AB - Hardware/software partitioning is one of the key processes in a hardware/software cosynthesis system for digital signal processor cores. In hardware/software partitioning, area and delay estimation of a processor core plays an important role since the hardware/software partitioning process must determine which part of a processor core should be realized by hardware units and which part should be realized by a sequence of instructions based on execution time of an input application program and area of a synthesized processor core. This paper proposes area and delay estimation equations for digital signal processor cores. For area estimation, we show that total area for a processor core can be derived from the sum of area for a processor kernel and area for additional hardware units. Area for a processor kernel can be mainly obtained by minimum area for a processor kernel and overheads for adding hardware units and registers. Area for a hardware unit can be mainly obtained by its type and operation bit width. For delay estimation, we show that critical path delay for a processor core can be derived from the delay of a hardware unit which is on the critical path in the processor core. Experimental results demonstrate that errors of area estimation are less than 2% and errors of delay estimation are less than 2ns when comparing estimated area and delay with logic-synthesized area and delay.

    KW - Application software

    KW - Delay estimation

    KW - Digital signal processors

    KW - Equations

    KW - Estimation error

    KW - Hardware

    KW - Kernel

    KW - Registers

    KW - Signal synthesis

    KW - Software systems

    UR - http://www.scopus.com/inward/record.url?scp=11244314336&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=11244314336&partnerID=8YFLogxK

    U2 - 10.1109/ASPDAC.2001.913297

    DO - 10.1109/ASPDAC.2001.913297

    M3 - Conference contribution

    SN - 0780366336

    VL - 2001-January

    SP - 156

    EP - 161

    BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -