Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node

Katsuyuki Fujita, Takashi Ohsawa, Ryo Fukuda, Fumiyoshi Matsuoka, Tomoki Higashi, Tomoaki Shino, Yohji Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Cell array architecture for floating body RAM of 35nm bit line half pitch is described. The quasi-non-destructive-read-out feature of floating body cell contributes to eliminating inter-bit line coupling noise in open bit line architecture without degrading the cycle time of the RAM.

Original languageEnglish
Title of host publication2008 IEEE International SOI Conference Proceedings
Pages31-32
Number of pages2
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event2008 IEEE International SOI Conference - New Paltz, NY, United States
Duration: 2008 Oct 62008 Oct 9

Other

Other2008 IEEE International SOI Conference
CountryUnited States
CityNew Paltz, NY
Period08/10/608/10/9

Fingerprint

Random access storage

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Fujita, K., Ohsawa, T., Fukuda, R., Matsuoka, F., Higashi, T., Shino, T., & Watanabe, Y. (2008). Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node. In 2008 IEEE International SOI Conference Proceedings (pp. 31-32). [4656280] https://doi.org/10.1109/SOI.2008.4656280

Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node. / Fujita, Katsuyuki; Ohsawa, Takashi; Fukuda, Ryo; Matsuoka, Fumiyoshi; Higashi, Tomoki; Shino, Tomoaki; Watanabe, Yohji.

2008 IEEE International SOI Conference Proceedings. 2008. p. 31-32 4656280.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fujita, K, Ohsawa, T, Fukuda, R, Matsuoka, F, Higashi, T, Shino, T & Watanabe, Y 2008, Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node. in 2008 IEEE International SOI Conference Proceedings., 4656280, pp. 31-32, 2008 IEEE International SOI Conference, New Paltz, NY, United States, 08/10/6. https://doi.org/10.1109/SOI.2008.4656280
Fujita K, Ohsawa T, Fukuda R, Matsuoka F, Higashi T, Shino T et al. Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node. In 2008 IEEE International SOI Conference Proceedings. 2008. p. 31-32. 4656280 https://doi.org/10.1109/SOI.2008.4656280
Fujita, Katsuyuki ; Ohsawa, Takashi ; Fukuda, Ryo ; Matsuoka, Fumiyoshi ; Higashi, Tomoki ; Shino, Tomoaki ; Watanabe, Yohji. / Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node. 2008 IEEE International SOI Conference Proceedings. 2008. pp. 31-32
@inproceedings{dfc6b6cc5d154b529836165bd6f6c663,
title = "Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node",
abstract = "Cell array architecture for floating body RAM of 35nm bit line half pitch is described. The quasi-non-destructive-read-out feature of floating body cell contributes to eliminating inter-bit line coupling noise in open bit line architecture without degrading the cycle time of the RAM.",
author = "Katsuyuki Fujita and Takashi Ohsawa and Ryo Fukuda and Fumiyoshi Matsuoka and Tomoki Higashi and Tomoaki Shino and Yohji Watanabe",
year = "2008",
doi = "10.1109/SOI.2008.4656280",
language = "English",
isbn = "9781424419548",
pages = "31--32",
booktitle = "2008 IEEE International SOI Conference Proceedings",

}

TY - GEN

T1 - Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node

AU - Fujita, Katsuyuki

AU - Ohsawa, Takashi

AU - Fukuda, Ryo

AU - Matsuoka, Fumiyoshi

AU - Higashi, Tomoki

AU - Shino, Tomoaki

AU - Watanabe, Yohji

PY - 2008

Y1 - 2008

N2 - Cell array architecture for floating body RAM of 35nm bit line half pitch is described. The quasi-non-destructive-read-out feature of floating body cell contributes to eliminating inter-bit line coupling noise in open bit line architecture without degrading the cycle time of the RAM.

AB - Cell array architecture for floating body RAM of 35nm bit line half pitch is described. The quasi-non-destructive-read-out feature of floating body cell contributes to eliminating inter-bit line coupling noise in open bit line architecture without degrading the cycle time of the RAM.

UR - http://www.scopus.com/inward/record.url?scp=57749197395&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57749197395&partnerID=8YFLogxK

U2 - 10.1109/SOI.2008.4656280

DO - 10.1109/SOI.2008.4656280

M3 - Conference contribution

AN - SCOPUS:57749197395

SN - 9781424419548

SP - 31

EP - 32

BT - 2008 IEEE International SOI Conference Proceedings

ER -