AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS.

M. Ishikawa, T. Matsuda, Takeshi Yoshimura, S. Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The authors propose an automatic compaction method which minimizes the layout area for building block LSIs. A feature of this method is automatic wiring bend 'jog' insertion in the layout. A dense chip design can be realized by this technique. Experimental results show that this method compresses the layout area to an amount only 1. 2-1. 5 times larger than that resulting from manual layout and therefore is very effective for achieving a minimum chip layout design. 8 refs.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherIEEE
Pages203-206
Number of pages4
Publication statusPublished - 1985
Externally publishedYes

Fingerprint

Compaction
Electric wiring

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Ishikawa, M., Matsuda, T., Yoshimura, T., & Goto, S. (1985). AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 203-206). IEEE.

AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS. / Ishikawa, M.; Matsuda, T.; Yoshimura, Takeshi; Goto, S.

Proceedings - IEEE International Symposium on Circuits and Systems. IEEE, 1985. p. 203-206.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ishikawa, M, Matsuda, T, Yoshimura, T & Goto, S 1985, AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS. in Proceedings - IEEE International Symposium on Circuits and Systems. IEEE, pp. 203-206.
Ishikawa M, Matsuda T, Yoshimura T, Goto S. AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS. In Proceedings - IEEE International Symposium on Circuits and Systems. IEEE. 1985. p. 203-206
Ishikawa, M. ; Matsuda, T. ; Yoshimura, Takeshi ; Goto, S. / AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS. Proceedings - IEEE International Symposium on Circuits and Systems. IEEE, 1985. pp. 203-206
@inproceedings{1cee96e353f14a1492562a24f35ce381,
title = "AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS.",
abstract = "The authors propose an automatic compaction method which minimizes the layout area for building block LSIs. A feature of this method is automatic wiring bend 'jog' insertion in the layout. A dense chip design can be realized by this technique. Experimental results show that this method compresses the layout area to an amount only 1. 2-1. 5 times larger than that resulting from manual layout and therefore is very effective for achieving a minimum chip layout design. 8 refs.",
author = "M. Ishikawa and T. Matsuda and Takeshi Yoshimura and S. Goto",
year = "1985",
language = "English",
pages = "203--206",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "IEEE",

}

TY - GEN

T1 - AUTOMATIC COMPACTION METHOD FOR BUILDING BLOCK LSIS.

AU - Ishikawa, M.

AU - Matsuda, T.

AU - Yoshimura, Takeshi

AU - Goto, S.

PY - 1985

Y1 - 1985

N2 - The authors propose an automatic compaction method which minimizes the layout area for building block LSIs. A feature of this method is automatic wiring bend 'jog' insertion in the layout. A dense chip design can be realized by this technique. Experimental results show that this method compresses the layout area to an amount only 1. 2-1. 5 times larger than that resulting from manual layout and therefore is very effective for achieving a minimum chip layout design. 8 refs.

AB - The authors propose an automatic compaction method which minimizes the layout area for building block LSIs. A feature of this method is automatic wiring bend 'jog' insertion in the layout. A dense chip design can be realized by this technique. Experimental results show that this method compresses the layout area to an amount only 1. 2-1. 5 times larger than that resulting from manual layout and therefore is very effective for achieving a minimum chip layout design. 8 refs.

UR - http://www.scopus.com/inward/record.url?scp=0022320421&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022320421&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0022320421

SP - 203

EP - 206

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - IEEE

ER -