Automatic parallelization, performance predictability and power control for mobile-applications

Dominic Hillenbrand, Akihiro Hayashi, Hideo Yamamoto, Keiji Kimura, Hironori Kasahara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    Currently few mobile applications exploit the power- and performance capabilities of multi-core architectures. As the number of cores increases, the challenges become more pressing. We picked three challenges: application parallelization, performance-predictability/portability and power control for mobile devices. We tackled the challenges with our auto-parallelizing compiler and operating system enhancements.

    Original languageEnglish
    Title of host publicationIEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI
    DOIs
    Publication statusPublished - 2013
    Event16th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2013 - Yokohama
    Duration: 2013 Apr 172013 Apr 19

    Other

    Other16th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2013
    CityYokohama
    Period13/4/1713/4/19

    Fingerprint

    Power control
    Mobile devices

    ASJC Scopus subject areas

    • Hardware and Architecture

    Cite this

    Hillenbrand, D., Hayashi, A., Yamamoto, H., Kimura, K., & Kasahara, H. (2013). Automatic parallelization, performance predictability and power control for mobile-applications. In IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI [6547919] https://doi.org/10.1109/CoolChips.2013.6547919

    Automatic parallelization, performance predictability and power control for mobile-applications. / Hillenbrand, Dominic; Hayashi, Akihiro; Yamamoto, Hideo; Kimura, Keiji; Kasahara, Hironori.

    IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI. 2013. 6547919.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Hillenbrand, D, Hayashi, A, Yamamoto, H, Kimura, K & Kasahara, H 2013, Automatic parallelization, performance predictability and power control for mobile-applications. in IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI., 6547919, 16th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2013, Yokohama, 13/4/17. https://doi.org/10.1109/CoolChips.2013.6547919
    Hillenbrand D, Hayashi A, Yamamoto H, Kimura K, Kasahara H. Automatic parallelization, performance predictability and power control for mobile-applications. In IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI. 2013. 6547919 https://doi.org/10.1109/CoolChips.2013.6547919
    Hillenbrand, Dominic ; Hayashi, Akihiro ; Yamamoto, Hideo ; Kimura, Keiji ; Kasahara, Hironori. / Automatic parallelization, performance predictability and power control for mobile-applications. IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI. 2013.
    @inproceedings{b06bedae6674443ca79a5b5396b9c15f,
    title = "Automatic parallelization, performance predictability and power control for mobile-applications",
    abstract = "Currently few mobile applications exploit the power- and performance capabilities of multi-core architectures. As the number of cores increases, the challenges become more pressing. We picked three challenges: application parallelization, performance-predictability/portability and power control for mobile devices. We tackled the challenges with our auto-parallelizing compiler and operating system enhancements.",
    author = "Dominic Hillenbrand and Akihiro Hayashi and Hideo Yamamoto and Keiji Kimura and Hironori Kasahara",
    year = "2013",
    doi = "10.1109/CoolChips.2013.6547919",
    language = "English",
    isbn = "9781467357814",
    booktitle = "IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI",

    }

    TY - GEN

    T1 - Automatic parallelization, performance predictability and power control for mobile-applications

    AU - Hillenbrand, Dominic

    AU - Hayashi, Akihiro

    AU - Yamamoto, Hideo

    AU - Kimura, Keiji

    AU - Kasahara, Hironori

    PY - 2013

    Y1 - 2013

    N2 - Currently few mobile applications exploit the power- and performance capabilities of multi-core architectures. As the number of cores increases, the challenges become more pressing. We picked three challenges: application parallelization, performance-predictability/portability and power control for mobile devices. We tackled the challenges with our auto-parallelizing compiler and operating system enhancements.

    AB - Currently few mobile applications exploit the power- and performance capabilities of multi-core architectures. As the number of cores increases, the challenges become more pressing. We picked three challenges: application parallelization, performance-predictability/portability and power control for mobile devices. We tackled the challenges with our auto-parallelizing compiler and operating system enhancements.

    UR - http://www.scopus.com/inward/record.url?scp=84881323805&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84881323805&partnerID=8YFLogxK

    U2 - 10.1109/CoolChips.2013.6547919

    DO - 10.1109/CoolChips.2013.6547919

    M3 - Conference contribution

    SN - 9781467357814

    BT - IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI

    ER -