Bias-voltage-dependent subcircuit model for millimeter-wave CMOS circuit

Kosuke Katayama, Mizuki Motoyoshi, Kyoya Takano, Ryuichi Fujimoto, Minoru Fujishima

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

In this paper, we propose a new method for the bias-dependent parameter extraction of a MOSFET, which covers DC to over 100 GHz. The DC MOSFET model provided by the chip foundry is assumed to be correct, and the core DC characteristics are designed to be asymptotically recovered at low frequencies. This is carried out by representing the corrections required at high frequencies using a bias-dependent Y matrix, assuming that a parasitic nonlinear two-port matrix (Y-wrapper) is connected in parallel with the core MOSFET. The Y-wrapper can also handle the nonreciprocity of the parasitic components, that is, the asymmetry of the Y matrix. The reliability of the Y-wrapper model is confirmed through the simulation and measurement of a one-stage common-source amplifier operating at several bias points. This paper will not discuss about non-linearity.

Original languageEnglish
Pages (from-to)1077-1085
Number of pages9
JournalIEICE Transactions on Electronics
VolumeE95-C
Issue number6
DOIs
Publication statusPublished - 2012
Externally publishedYes

Fingerprint

Bias voltage
Millimeter waves
Parameter extraction
Networks (circuits)
Foundries

Keywords

  • Millimeter wave
  • MOSFET modeling
  • Parameter extraction

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Bias-voltage-dependent subcircuit model for millimeter-wave CMOS circuit. / Katayama, Kosuke; Motoyoshi, Mizuki; Takano, Kyoya; Fujimoto, Ryuichi; Fujishima, Minoru.

In: IEICE Transactions on Electronics, Vol. E95-C, No. 6, 2012, p. 1077-1085.

Research output: Contribution to journalArticle

Katayama, Kosuke ; Motoyoshi, Mizuki ; Takano, Kyoya ; Fujimoto, Ryuichi ; Fujishima, Minoru. / Bias-voltage-dependent subcircuit model for millimeter-wave CMOS circuit. In: IEICE Transactions on Electronics. 2012 ; Vol. E95-C, No. 6. pp. 1077-1085.
@article{a8b540f5b04647c190c4bfcb88429eba,
title = "Bias-voltage-dependent subcircuit model for millimeter-wave CMOS circuit",
abstract = "In this paper, we propose a new method for the bias-dependent parameter extraction of a MOSFET, which covers DC to over 100 GHz. The DC MOSFET model provided by the chip foundry is assumed to be correct, and the core DC characteristics are designed to be asymptotically recovered at low frequencies. This is carried out by representing the corrections required at high frequencies using a bias-dependent Y matrix, assuming that a parasitic nonlinear two-port matrix (Y-wrapper) is connected in parallel with the core MOSFET. The Y-wrapper can also handle the nonreciprocity of the parasitic components, that is, the asymmetry of the Y matrix. The reliability of the Y-wrapper model is confirmed through the simulation and measurement of a one-stage common-source amplifier operating at several bias points. This paper will not discuss about non-linearity.",
keywords = "Millimeter wave, MOSFET modeling, Parameter extraction",
author = "Kosuke Katayama and Mizuki Motoyoshi and Kyoya Takano and Ryuichi Fujimoto and Minoru Fujishima",
year = "2012",
doi = "10.1587/transele.E95.C.1077",
language = "English",
volume = "E95-C",
pages = "1077--1085",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "6",

}

TY - JOUR

T1 - Bias-voltage-dependent subcircuit model for millimeter-wave CMOS circuit

AU - Katayama, Kosuke

AU - Motoyoshi, Mizuki

AU - Takano, Kyoya

AU - Fujimoto, Ryuichi

AU - Fujishima, Minoru

PY - 2012

Y1 - 2012

N2 - In this paper, we propose a new method for the bias-dependent parameter extraction of a MOSFET, which covers DC to over 100 GHz. The DC MOSFET model provided by the chip foundry is assumed to be correct, and the core DC characteristics are designed to be asymptotically recovered at low frequencies. This is carried out by representing the corrections required at high frequencies using a bias-dependent Y matrix, assuming that a parasitic nonlinear two-port matrix (Y-wrapper) is connected in parallel with the core MOSFET. The Y-wrapper can also handle the nonreciprocity of the parasitic components, that is, the asymmetry of the Y matrix. The reliability of the Y-wrapper model is confirmed through the simulation and measurement of a one-stage common-source amplifier operating at several bias points. This paper will not discuss about non-linearity.

AB - In this paper, we propose a new method for the bias-dependent parameter extraction of a MOSFET, which covers DC to over 100 GHz. The DC MOSFET model provided by the chip foundry is assumed to be correct, and the core DC characteristics are designed to be asymptotically recovered at low frequencies. This is carried out by representing the corrections required at high frequencies using a bias-dependent Y matrix, assuming that a parasitic nonlinear two-port matrix (Y-wrapper) is connected in parallel with the core MOSFET. The Y-wrapper can also handle the nonreciprocity of the parasitic components, that is, the asymmetry of the Y matrix. The reliability of the Y-wrapper model is confirmed through the simulation and measurement of a one-stage common-source amplifier operating at several bias points. This paper will not discuss about non-linearity.

KW - Millimeter wave

KW - MOSFET modeling

KW - Parameter extraction

UR - http://www.scopus.com/inward/record.url?scp=84861811110&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84861811110&partnerID=8YFLogxK

U2 - 10.1587/transele.E95.C.1077

DO - 10.1587/transele.E95.C.1077

M3 - Article

AN - SCOPUS:84861811110

VL - E95-C

SP - 1077

EP - 1085

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 6

ER -