Buffer planning for 3D ICs

Sheqin Dong, Hongjie Bai, Xianlong Hong, Satoshi Goto

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    With recent advance of VLSI design, interconnect delay plays dominant role in the chip performance. 3D integration, which stacks multiple device layers, greatly reduces interconnect delay. Buffer insertion, as another approach to reduce wire delay, is still necessary to further optimize interconnects. In this paper, a buffer planning algorithm at floorplanning stage for 3D ICs is proposed. Firstly, we reduce buffer insertion to a dynamic programming path problem. Then we show its potential to handle the 3D buffer insertion problem. At the same time, vertical interlayer vias are also planned. At last, buffer planning is integrated with floorplanning to optimize the packing so that not only area and wire length reach a satisfying value, timing performance is also optimized.

    Original languageEnglish
    Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
    Pages1735-1738
    Number of pages4
    DOIs
    Publication statusPublished - 2009
    Event2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009 - Taipei
    Duration: 2009 May 242009 May 27

    Other

    Other2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009
    CityTaipei
    Period09/5/2409/5/27

    Fingerprint

    Wire
    Planning
    Dynamic programming

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Dong, S., Bai, H., Hong, X., & Goto, S. (2009). Buffer planning for 3D ICs. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 1735-1738). [5118110] https://doi.org/10.1109/ISCAS.2009.5118110

    Buffer planning for 3D ICs. / Dong, Sheqin; Bai, Hongjie; Hong, Xianlong; Goto, Satoshi.

    Proceedings - IEEE International Symposium on Circuits and Systems. 2009. p. 1735-1738 5118110.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Dong, S, Bai, H, Hong, X & Goto, S 2009, Buffer planning for 3D ICs. in Proceedings - IEEE International Symposium on Circuits and Systems., 5118110, pp. 1735-1738, 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009, Taipei, 09/5/24. https://doi.org/10.1109/ISCAS.2009.5118110
    Dong S, Bai H, Hong X, Goto S. Buffer planning for 3D ICs. In Proceedings - IEEE International Symposium on Circuits and Systems. 2009. p. 1735-1738. 5118110 https://doi.org/10.1109/ISCAS.2009.5118110
    Dong, Sheqin ; Bai, Hongjie ; Hong, Xianlong ; Goto, Satoshi. / Buffer planning for 3D ICs. Proceedings - IEEE International Symposium on Circuits and Systems. 2009. pp. 1735-1738
    @inproceedings{de72f6a1739c46e790d64042a6101b0a,
    title = "Buffer planning for 3D ICs",
    abstract = "With recent advance of VLSI design, interconnect delay plays dominant role in the chip performance. 3D integration, which stacks multiple device layers, greatly reduces interconnect delay. Buffer insertion, as another approach to reduce wire delay, is still necessary to further optimize interconnects. In this paper, a buffer planning algorithm at floorplanning stage for 3D ICs is proposed. Firstly, we reduce buffer insertion to a dynamic programming path problem. Then we show its potential to handle the 3D buffer insertion problem. At the same time, vertical interlayer vias are also planned. At last, buffer planning is integrated with floorplanning to optimize the packing so that not only area and wire length reach a satisfying value, timing performance is also optimized.",
    author = "Sheqin Dong and Hongjie Bai and Xianlong Hong and Satoshi Goto",
    year = "2009",
    doi = "10.1109/ISCAS.2009.5118110",
    language = "English",
    isbn = "9781424438280",
    pages = "1735--1738",
    booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

    }

    TY - GEN

    T1 - Buffer planning for 3D ICs

    AU - Dong, Sheqin

    AU - Bai, Hongjie

    AU - Hong, Xianlong

    AU - Goto, Satoshi

    PY - 2009

    Y1 - 2009

    N2 - With recent advance of VLSI design, interconnect delay plays dominant role in the chip performance. 3D integration, which stacks multiple device layers, greatly reduces interconnect delay. Buffer insertion, as another approach to reduce wire delay, is still necessary to further optimize interconnects. In this paper, a buffer planning algorithm at floorplanning stage for 3D ICs is proposed. Firstly, we reduce buffer insertion to a dynamic programming path problem. Then we show its potential to handle the 3D buffer insertion problem. At the same time, vertical interlayer vias are also planned. At last, buffer planning is integrated with floorplanning to optimize the packing so that not only area and wire length reach a satisfying value, timing performance is also optimized.

    AB - With recent advance of VLSI design, interconnect delay plays dominant role in the chip performance. 3D integration, which stacks multiple device layers, greatly reduces interconnect delay. Buffer insertion, as another approach to reduce wire delay, is still necessary to further optimize interconnects. In this paper, a buffer planning algorithm at floorplanning stage for 3D ICs is proposed. Firstly, we reduce buffer insertion to a dynamic programming path problem. Then we show its potential to handle the 3D buffer insertion problem. At the same time, vertical interlayer vias are also planned. At last, buffer planning is integrated with floorplanning to optimize the packing so that not only area and wire length reach a satisfying value, timing performance is also optimized.

    UR - http://www.scopus.com/inward/record.url?scp=70350146552&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=70350146552&partnerID=8YFLogxK

    U2 - 10.1109/ISCAS.2009.5118110

    DO - 10.1109/ISCAS.2009.5118110

    M3 - Conference contribution

    SN - 9781424438280

    SP - 1735

    EP - 1738

    BT - Proceedings - IEEE International Symposium on Circuits and Systems

    ER -