Bulk-layout-compatible 0.18 μm SOI-CMOS technology using body-fixed partial trench isolation (PTI)

Y. Hirano, S. Maeda, T. Matsumoto, K. Nii, T. Iwamatsu, Y. Yamaguchi, T. Ipposhi, H. Kawashima, S. Maegawa, M. Inuishi, T. Nishimura

Research output: Contribution to conferencePaperpeer-review

4 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Bulk-layout-compatible 0.18 μm SOI-CMOS technology using body-fixed partial trench isolation (PTI)'. Together they form a unique fingerprint.

Engineering & Materials Science

Chemical Compounds