Bus via reduction based on floorplan revising

Ou He, Sheqin Dong, Jinian Bian, Sotoshi Goto, Chung Kuan Cheng

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    5 Citations (Scopus)

    Abstract

    As a global interconnection, bus is critical for chip performance in deep submicron technology. Reducing bus routing vias will facilitate the lithography and give bus routing a higher yield and also a higher performance. In this paper, we present a floorplan revising method to minimize the number of reducible routing vias with a controllable loss on the chip area and wirelength. Therefore, it is easy to make a proper tradeoff between via reduction and revising loss. Experiments show that our method reaches a 96.2% and 93.5% reduction of routing vias, which is close to 100% and runs fast. Besides, our revising is friendly to all third-party floorplanners, which can be applied to any existing floorplans to reduce vias. It is also scalable to larger benchmarks.

    Original languageEnglish
    Title of host publicationProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
    Pages9-14
    Number of pages6
    DOIs
    Publication statusPublished - 2010
    Event20th Great Lakes Symposium on VLSI, GLSVLSI 2010 - Providence, RI
    Duration: 2010 May 162010 May 18

    Other

    Other20th Great Lakes Symposium on VLSI, GLSVLSI 2010
    CityProvidence, RI
    Period10/5/1610/5/18

    Fingerprint

    Lithography
    Experiments

    Keywords

    • bus routing
    • floorplan revising
    • via reduction

    ASJC Scopus subject areas

    • Engineering(all)

    Cite this

    He, O., Dong, S., Bian, J., Goto, S., & Cheng, C. K. (2010). Bus via reduction based on floorplan revising. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI (pp. 9-14) https://doi.org/10.1145/1785481.1785486

    Bus via reduction based on floorplan revising. / He, Ou; Dong, Sheqin; Bian, Jinian; Goto, Sotoshi; Cheng, Chung Kuan.

    Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2010. p. 9-14.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    He, O, Dong, S, Bian, J, Goto, S & Cheng, CK 2010, Bus via reduction based on floorplan revising. in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. pp. 9-14, 20th Great Lakes Symposium on VLSI, GLSVLSI 2010, Providence, RI, 10/5/16. https://doi.org/10.1145/1785481.1785486
    He O, Dong S, Bian J, Goto S, Cheng CK. Bus via reduction based on floorplan revising. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2010. p. 9-14 https://doi.org/10.1145/1785481.1785486
    He, Ou ; Dong, Sheqin ; Bian, Jinian ; Goto, Sotoshi ; Cheng, Chung Kuan. / Bus via reduction based on floorplan revising. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2010. pp. 9-14
    @inproceedings{b77fb2fd571b48fe8917afe100d5ba67,
    title = "Bus via reduction based on floorplan revising",
    abstract = "As a global interconnection, bus is critical for chip performance in deep submicron technology. Reducing bus routing vias will facilitate the lithography and give bus routing a higher yield and also a higher performance. In this paper, we present a floorplan revising method to minimize the number of reducible routing vias with a controllable loss on the chip area and wirelength. Therefore, it is easy to make a proper tradeoff between via reduction and revising loss. Experiments show that our method reaches a 96.2{\%} and 93.5{\%} reduction of routing vias, which is close to 100{\%} and runs fast. Besides, our revising is friendly to all third-party floorplanners, which can be applied to any existing floorplans to reduce vias. It is also scalable to larger benchmarks.",
    keywords = "bus routing, floorplan revising, via reduction",
    author = "Ou He and Sheqin Dong and Jinian Bian and Sotoshi Goto and Cheng, {Chung Kuan}",
    year = "2010",
    doi = "10.1145/1785481.1785486",
    language = "English",
    isbn = "9781450300124",
    pages = "9--14",
    booktitle = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",

    }

    TY - GEN

    T1 - Bus via reduction based on floorplan revising

    AU - He, Ou

    AU - Dong, Sheqin

    AU - Bian, Jinian

    AU - Goto, Sotoshi

    AU - Cheng, Chung Kuan

    PY - 2010

    Y1 - 2010

    N2 - As a global interconnection, bus is critical for chip performance in deep submicron technology. Reducing bus routing vias will facilitate the lithography and give bus routing a higher yield and also a higher performance. In this paper, we present a floorplan revising method to minimize the number of reducible routing vias with a controllable loss on the chip area and wirelength. Therefore, it is easy to make a proper tradeoff between via reduction and revising loss. Experiments show that our method reaches a 96.2% and 93.5% reduction of routing vias, which is close to 100% and runs fast. Besides, our revising is friendly to all third-party floorplanners, which can be applied to any existing floorplans to reduce vias. It is also scalable to larger benchmarks.

    AB - As a global interconnection, bus is critical for chip performance in deep submicron technology. Reducing bus routing vias will facilitate the lithography and give bus routing a higher yield and also a higher performance. In this paper, we present a floorplan revising method to minimize the number of reducible routing vias with a controllable loss on the chip area and wirelength. Therefore, it is easy to make a proper tradeoff between via reduction and revising loss. Experiments show that our method reaches a 96.2% and 93.5% reduction of routing vias, which is close to 100% and runs fast. Besides, our revising is friendly to all third-party floorplanners, which can be applied to any existing floorplans to reduce vias. It is also scalable to larger benchmarks.

    KW - bus routing

    KW - floorplan revising

    KW - via reduction

    UR - http://www.scopus.com/inward/record.url?scp=77954490349&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77954490349&partnerID=8YFLogxK

    U2 - 10.1145/1785481.1785486

    DO - 10.1145/1785481.1785486

    M3 - Conference contribution

    AN - SCOPUS:77954490349

    SN - 9781450300124

    SP - 9

    EP - 14

    BT - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

    ER -