BusMesh NoC: A novel NoC architecture comprised of bus-based connection and global mesh routers

SeungJu Lee, Masao Yanagisawa, Tatsuo Ohtsuki, Nozomu Togawa

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    Network-on-chip (NoC) architectures are emerged as a promising solution to the lack of scalability in multi-processor systems-on-chips (MPSoCs). In this paper, A busmesh network-on-chip (BMNoC) architecture is proposed, together with simulation results. It is comprised of bus-based connection and global mesh routers to enhance the performance of on-chip communication. Furthermore, MPEG-4, H.264 and a hybrid application mixed MPEG-4 and H.264 on our architecture illustrates the better performance than earlier studies and feasibility of BMNoC.

    Original languageEnglish
    Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
    Pages712-715
    Number of pages4
    DOIs
    Publication statusPublished - 2010
    Event2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 - Kuala Lumpur
    Duration: 2010 Dec 62010 Dec 9

    Other

    Other2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
    CityKuala Lumpur
    Period10/12/610/12/9

    Fingerprint

    Routers
    Scalability
    Communication
    Network-on-chip

    Keywords

    • A novel NoC architecture
    • BusMesh NoC (BMNoC)
    • Network-on-Chip (NoC)

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Lee, S., Yanagisawa, M., Ohtsuki, T., & Togawa, N. (2010). BusMesh NoC: A novel NoC architecture comprised of bus-based connection and global mesh routers. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (pp. 712-715). [5774825] https://doi.org/10.1109/APCCAS.2010.5774825

    BusMesh NoC : A novel NoC architecture comprised of bus-based connection and global mesh routers. / Lee, SeungJu; Yanagisawa, Masao; Ohtsuki, Tatsuo; Togawa, Nozomu.

    IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 712-715 5774825.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Lee, S, Yanagisawa, M, Ohtsuki, T & Togawa, N 2010, BusMesh NoC: A novel NoC architecture comprised of bus-based connection and global mesh routers. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS., 5774825, pp. 712-715, 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010, Kuala Lumpur, 10/12/6. https://doi.org/10.1109/APCCAS.2010.5774825
    Lee S, Yanagisawa M, Ohtsuki T, Togawa N. BusMesh NoC: A novel NoC architecture comprised of bus-based connection and global mesh routers. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 712-715. 5774825 https://doi.org/10.1109/APCCAS.2010.5774825
    Lee, SeungJu ; Yanagisawa, Masao ; Ohtsuki, Tatsuo ; Togawa, Nozomu. / BusMesh NoC : A novel NoC architecture comprised of bus-based connection and global mesh routers. IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. pp. 712-715
    @inproceedings{8498e8d8e67f4ecb8ba8a410fa65260a,
    title = "BusMesh NoC: A novel NoC architecture comprised of bus-based connection and global mesh routers",
    abstract = "Network-on-chip (NoC) architectures are emerged as a promising solution to the lack of scalability in multi-processor systems-on-chips (MPSoCs). In this paper, A busmesh network-on-chip (BMNoC) architecture is proposed, together with simulation results. It is comprised of bus-based connection and global mesh routers to enhance the performance of on-chip communication. Furthermore, MPEG-4, H.264 and a hybrid application mixed MPEG-4 and H.264 on our architecture illustrates the better performance than earlier studies and feasibility of BMNoC.",
    keywords = "A novel NoC architecture, BusMesh NoC (BMNoC), Network-on-Chip (NoC)",
    author = "SeungJu Lee and Masao Yanagisawa and Tatsuo Ohtsuki and Nozomu Togawa",
    year = "2010",
    doi = "10.1109/APCCAS.2010.5774825",
    language = "English",
    isbn = "9781424474561",
    pages = "712--715",
    booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

    }

    TY - GEN

    T1 - BusMesh NoC

    T2 - A novel NoC architecture comprised of bus-based connection and global mesh routers

    AU - Lee, SeungJu

    AU - Yanagisawa, Masao

    AU - Ohtsuki, Tatsuo

    AU - Togawa, Nozomu

    PY - 2010

    Y1 - 2010

    N2 - Network-on-chip (NoC) architectures are emerged as a promising solution to the lack of scalability in multi-processor systems-on-chips (MPSoCs). In this paper, A busmesh network-on-chip (BMNoC) architecture is proposed, together with simulation results. It is comprised of bus-based connection and global mesh routers to enhance the performance of on-chip communication. Furthermore, MPEG-4, H.264 and a hybrid application mixed MPEG-4 and H.264 on our architecture illustrates the better performance than earlier studies and feasibility of BMNoC.

    AB - Network-on-chip (NoC) architectures are emerged as a promising solution to the lack of scalability in multi-processor systems-on-chips (MPSoCs). In this paper, A busmesh network-on-chip (BMNoC) architecture is proposed, together with simulation results. It is comprised of bus-based connection and global mesh routers to enhance the performance of on-chip communication. Furthermore, MPEG-4, H.264 and a hybrid application mixed MPEG-4 and H.264 on our architecture illustrates the better performance than earlier studies and feasibility of BMNoC.

    KW - A novel NoC architecture

    KW - BusMesh NoC (BMNoC)

    KW - Network-on-Chip (NoC)

    UR - http://www.scopus.com/inward/record.url?scp=79959244733&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=79959244733&partnerID=8YFLogxK

    U2 - 10.1109/APCCAS.2010.5774825

    DO - 10.1109/APCCAS.2010.5774825

    M3 - Conference contribution

    AN - SCOPUS:79959244733

    SN - 9781424474561

    SP - 712

    EP - 715

    BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

    ER -