Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory

Tongshuang Huang, Takashi Ohsawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we propose a new 1T1MTJ cell array architecture with SL parallel to WL to achieve a small cell size, in which page mode write can be realized without performance degradation. We propose a row-driven source line (RSL) 1T1MTJ memory cell array architecture for minimizing the cell size and a corresponding operational waveform. A block shunt architecture (BSA) that shunts lower source line (LSL) and upper source line (USL) is proposed to make page mode write possible. Size of 1T1MTJ cell can be shrunk to 6F2 when the state-of-The-Art design rules are applied.

Original languageEnglish
Title of host publication2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728109428
DOIs
Publication statusPublished - 2019 Apr 1
Event2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019 - Hsinchu, Taiwan, Province of China
Duration: 2019 Apr 222019 Apr 25

Publication series

Name2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019

Conference

Conference2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019
CountryTaiwan, Province of China
CityHsinchu
Period19/4/2219/4/25

Fingerprint

Data storage equipment
Degradation

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Huang, T., & Ohsawa, T. (2019). Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory. In 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019 [8804671] (2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSI-TSA.2019.8804671

Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory. / Huang, Tongshuang; Ohsawa, Takashi.

2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8804671 (2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, T & Ohsawa, T 2019, Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory. in 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019., 8804671, 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019, Institute of Electrical and Electronics Engineers Inc., 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019, Hsinchu, Taiwan, Province of China, 19/4/22. https://doi.org/10.1109/VLSI-TSA.2019.8804671
Huang T, Ohsawa T. Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory. In 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019. Institute of Electrical and Electronics Engineers Inc. 2019. 8804671. (2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019). https://doi.org/10.1109/VLSI-TSA.2019.8804671
Huang, Tongshuang ; Ohsawa, Takashi. / Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory. 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019. Institute of Electrical and Electronics Engineers Inc., 2019. (2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019).
@inproceedings{370f7d54b93e4fd98aa077ac04a0ff14,
title = "Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory",
abstract = "In this paper, we propose a new 1T1MTJ cell array architecture with SL parallel to WL to achieve a small cell size, in which page mode write can be realized without performance degradation. We propose a row-driven source line (RSL) 1T1MTJ memory cell array architecture for minimizing the cell size and a corresponding operational waveform. A block shunt architecture (BSA) that shunts lower source line (LSL) and upper source line (USL) is proposed to make page mode write possible. Size of 1T1MTJ cell can be shrunk to 6F2 when the state-of-The-Art design rules are applied.",
author = "Tongshuang Huang and Takashi Ohsawa",
year = "2019",
month = "4",
day = "1",
doi = "10.1109/VLSI-TSA.2019.8804671",
language = "English",
series = "2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019",

}

TY - GEN

T1 - Cell array design with row-driven source line in block shunt architecture applicable to future 6f2 1t1mtj memory

AU - Huang, Tongshuang

AU - Ohsawa, Takashi

PY - 2019/4/1

Y1 - 2019/4/1

N2 - In this paper, we propose a new 1T1MTJ cell array architecture with SL parallel to WL to achieve a small cell size, in which page mode write can be realized without performance degradation. We propose a row-driven source line (RSL) 1T1MTJ memory cell array architecture for minimizing the cell size and a corresponding operational waveform. A block shunt architecture (BSA) that shunts lower source line (LSL) and upper source line (USL) is proposed to make page mode write possible. Size of 1T1MTJ cell can be shrunk to 6F2 when the state-of-The-Art design rules are applied.

AB - In this paper, we propose a new 1T1MTJ cell array architecture with SL parallel to WL to achieve a small cell size, in which page mode write can be realized without performance degradation. We propose a row-driven source line (RSL) 1T1MTJ memory cell array architecture for minimizing the cell size and a corresponding operational waveform. A block shunt architecture (BSA) that shunts lower source line (LSL) and upper source line (USL) is proposed to make page mode write possible. Size of 1T1MTJ cell can be shrunk to 6F2 when the state-of-The-Art design rules are applied.

UR - http://www.scopus.com/inward/record.url?scp=85072117337&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85072117337&partnerID=8YFLogxK

U2 - 10.1109/VLSI-TSA.2019.8804671

DO - 10.1109/VLSI-TSA.2019.8804671

M3 - Conference contribution

T3 - 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019

BT - 2019 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -