Charge sharing clock scheme for high efficiency double charge pump circuit

Mengshu Huang, Leona Okamura, Tsutomu Yoshihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    A charge sharing clock scheme is proposed to feed a 5-stage double charge pump circuit. By reusing the charges in charging or discharging the parasitic capacitance during the pumping process, dynamic power loss is able to be reduced by nearly a half. Under 1V supply, simulation results show a maximum 10% efficiency increase, and the ripple noise is also reduced by a half comparing to the conventional charge pumps.

    Original languageEnglish
    Title of host publicationICSICT-2010 - 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, Proceedings
    Pages248-250
    Number of pages3
    DOIs
    Publication statusPublished - 2010
    Event2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology - Shanghai
    Duration: 2010 Nov 12010 Nov 4

    Other

    Other2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology
    CityShanghai
    Period10/11/110/11/4

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Fingerprint Dive into the research topics of 'Charge sharing clock scheme for high efficiency double charge pump circuit'. Together they form a unique fingerprint.

    Cite this