CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR.

Yasuji Nagayama, Masaki Kumanoya, Michihiro Yamada, Tsutomu Yoshihara, Makoto Taniguchi

Research output: Contribution to journalArticle

Abstract

Dynamic MOS RAMs (MOS (D) RAMs) have been developed according to scaling relationships. But it is necessary to correct the scaling relationships because of soft error. In this paper, a modified scaling law is described based on the assumption that the soft error becomes the governing condition of the scaling law. In addition, a new device structure and circuit configuration are proposed to realize high-speed, low soft error rate and low power consumption.

Original languageEnglish
Pages (from-to)92-101
Number of pages10
JournalElectronics & communications in Japan
Volume65
Issue number7
Publication statusPublished - 1983 Jul
Externally publishedYes

Fingerprint

Random access storage
Scaling laws
Networks (circuits)
Electric power utilization

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Nagayama, Y., Kumanoya, M., Yamada, M., Yoshihara, T., & Taniguchi, M. (1983). CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR. Electronics & communications in Japan, 65(7), 92-101.

CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR. / Nagayama, Yasuji; Kumanoya, Masaki; Yamada, Michihiro; Yoshihara, Tsutomu; Taniguchi, Makoto.

In: Electronics & communications in Japan, Vol. 65, No. 7, 07.1983, p. 92-101.

Research output: Contribution to journalArticle

Nagayama, Y, Kumanoya, M, Yamada, M, Yoshihara, T & Taniguchi, M 1983, 'CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR.', Electronics & communications in Japan, vol. 65, no. 7, pp. 92-101.
Nagayama Y, Kumanoya M, Yamada M, Yoshihara T, Taniguchi M. CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR. Electronics & communications in Japan. 1983 Jul;65(7):92-101.
Nagayama, Yasuji ; Kumanoya, Masaki ; Yamada, Michihiro ; Yoshihara, Tsutomu ; Taniguchi, Makoto. / CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR. In: Electronics & communications in Japan. 1983 ; Vol. 65, No. 7. pp. 92-101.
@article{52be6900f6444809ad0b1c6b469e84f6,
title = "CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR.",
abstract = "Dynamic MOS RAMs (MOS (D) RAMs) have been developed according to scaling relationships. But it is necessary to correct the scaling relationships because of soft error. In this paper, a modified scaling law is described based on the assumption that the soft error becomes the governing condition of the scaling law. In addition, a new device structure and circuit configuration are proposed to realize high-speed, low soft error rate and low power consumption.",
author = "Yasuji Nagayama and Masaki Kumanoya and Michihiro Yamada and Tsutomu Yoshihara and Makoto Taniguchi",
year = "1983",
month = "7",
language = "English",
volume = "65",
pages = "92--101",
journal = "Electronics and Communications in Japan",
issn = "0424-8368",
publisher = "Scripta Pub Co.",
number = "7",

}

TY - JOUR

T1 - CIRCUIT DESIGN OF DYNAMIC MOS RAM WITH CONSIDERATION OF SOFT ERROR.

AU - Nagayama, Yasuji

AU - Kumanoya, Masaki

AU - Yamada, Michihiro

AU - Yoshihara, Tsutomu

AU - Taniguchi, Makoto

PY - 1983/7

Y1 - 1983/7

N2 - Dynamic MOS RAMs (MOS (D) RAMs) have been developed according to scaling relationships. But it is necessary to correct the scaling relationships because of soft error. In this paper, a modified scaling law is described based on the assumption that the soft error becomes the governing condition of the scaling law. In addition, a new device structure and circuit configuration are proposed to realize high-speed, low soft error rate and low power consumption.

AB - Dynamic MOS RAMs (MOS (D) RAMs) have been developed according to scaling relationships. But it is necessary to correct the scaling relationships because of soft error. In this paper, a modified scaling law is described based on the assumption that the soft error becomes the governing condition of the scaling law. In addition, a new device structure and circuit configuration are proposed to realize high-speed, low soft error rate and low power consumption.

UR - http://www.scopus.com/inward/record.url?scp=0020780751&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0020780751&partnerID=8YFLogxK

M3 - Article

VL - 65

SP - 92

EP - 101

JO - Electronics and Communications in Japan

JF - Electronics and Communications in Japan

SN - 0424-8368

IS - 7

ER -