Cluster generation and network component insertion for topology synthesis of application-specific network-on-chips

Wei Zhong, Takeshi Yoshimura, Bei Yu, Song Chen, Sheqin Dong, Satoshi Goto

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

Network-on-Chips (NoCs) have been proposed as a solution for addressing the global communication challenges in System-on-Chip (SoC) architectures that are implemented in nanoscale technologies. For the use of NoCs to be feasible in today's industrial designs, a custom-tailored, power-efficient NoC topology that satisfies the application characteristics is required. In this work, we present a design methodology that automates the synthesis of such application-specific NoC topologies. We present a method which integrates partitioning into floorplanning phase to explore optimal clustering of cores during floorplanning with minimized link and switch power consumption. Based on the size of applications, we also present an Integer Linear Programming and a heuristic method to place switches and network interfaces on the floorplan. Then, a power and timing aware path allocation algorithm is carried out to determine the connectivity across different switches. We perform experiments on several SoC benchmarks and present a comparison with the latest work. For small applications, the NoC topologies synthesized by our method show large improvements in power consumption (27.54%), hop-count (4%) and running time (66%) on average. And for large applications, the synthesized topologies result in large power (31.77%), hop-count (29%) and running time (94.18%) on average.

Original languageEnglish
Pages (from-to)534-545
Number of pages12
JournalIEICE Transactions on Electronics
VolumeE95-C
Issue number4
DOIs
Publication statusPublished - 2012 Apr

Fingerprint

Network components
Topology
Switches
Electric power utilization
Heuristic methods
Product design
Linear programming
Interfaces (computer)
Network-on-chip
Communication
Experiments

Keywords

  • Networks on chip (NoC)
  • Placement
  • Synthesis
  • Topology

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Cluster generation and network component insertion for topology synthesis of application-specific network-on-chips. / Zhong, Wei; Yoshimura, Takeshi; Yu, Bei; Chen, Song; Dong, Sheqin; Goto, Satoshi.

In: IEICE Transactions on Electronics, Vol. E95-C, No. 4, 04.2012, p. 534-545.

Research output: Contribution to journalArticle

Zhong, Wei ; Yoshimura, Takeshi ; Yu, Bei ; Chen, Song ; Dong, Sheqin ; Goto, Satoshi. / Cluster generation and network component insertion for topology synthesis of application-specific network-on-chips. In: IEICE Transactions on Electronics. 2012 ; Vol. E95-C, No. 4. pp. 534-545.
@article{63c019cbf8d940bebffc6f4424c03633,
title = "Cluster generation and network component insertion for topology synthesis of application-specific network-on-chips",
abstract = "Network-on-Chips (NoCs) have been proposed as a solution for addressing the global communication challenges in System-on-Chip (SoC) architectures that are implemented in nanoscale technologies. For the use of NoCs to be feasible in today's industrial designs, a custom-tailored, power-efficient NoC topology that satisfies the application characteristics is required. In this work, we present a design methodology that automates the synthesis of such application-specific NoC topologies. We present a method which integrates partitioning into floorplanning phase to explore optimal clustering of cores during floorplanning with minimized link and switch power consumption. Based on the size of applications, we also present an Integer Linear Programming and a heuristic method to place switches and network interfaces on the floorplan. Then, a power and timing aware path allocation algorithm is carried out to determine the connectivity across different switches. We perform experiments on several SoC benchmarks and present a comparison with the latest work. For small applications, the NoC topologies synthesized by our method show large improvements in power consumption (27.54{\%}), hop-count (4{\%}) and running time (66{\%}) on average. And for large applications, the synthesized topologies result in large power (31.77{\%}), hop-count (29{\%}) and running time (94.18{\%}) on average.",
keywords = "Networks on chip (NoC), Placement, Synthesis, Topology",
author = "Wei Zhong and Takeshi Yoshimura and Bei Yu and Song Chen and Sheqin Dong and Satoshi Goto",
year = "2012",
month = "4",
doi = "10.1587/transele.E95.C.534",
language = "English",
volume = "E95-C",
pages = "534--545",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Cluster generation and network component insertion for topology synthesis of application-specific network-on-chips

AU - Zhong, Wei

AU - Yoshimura, Takeshi

AU - Yu, Bei

AU - Chen, Song

AU - Dong, Sheqin

AU - Goto, Satoshi

PY - 2012/4

Y1 - 2012/4

N2 - Network-on-Chips (NoCs) have been proposed as a solution for addressing the global communication challenges in System-on-Chip (SoC) architectures that are implemented in nanoscale technologies. For the use of NoCs to be feasible in today's industrial designs, a custom-tailored, power-efficient NoC topology that satisfies the application characteristics is required. In this work, we present a design methodology that automates the synthesis of such application-specific NoC topologies. We present a method which integrates partitioning into floorplanning phase to explore optimal clustering of cores during floorplanning with minimized link and switch power consumption. Based on the size of applications, we also present an Integer Linear Programming and a heuristic method to place switches and network interfaces on the floorplan. Then, a power and timing aware path allocation algorithm is carried out to determine the connectivity across different switches. We perform experiments on several SoC benchmarks and present a comparison with the latest work. For small applications, the NoC topologies synthesized by our method show large improvements in power consumption (27.54%), hop-count (4%) and running time (66%) on average. And for large applications, the synthesized topologies result in large power (31.77%), hop-count (29%) and running time (94.18%) on average.

AB - Network-on-Chips (NoCs) have been proposed as a solution for addressing the global communication challenges in System-on-Chip (SoC) architectures that are implemented in nanoscale technologies. For the use of NoCs to be feasible in today's industrial designs, a custom-tailored, power-efficient NoC topology that satisfies the application characteristics is required. In this work, we present a design methodology that automates the synthesis of such application-specific NoC topologies. We present a method which integrates partitioning into floorplanning phase to explore optimal clustering of cores during floorplanning with minimized link and switch power consumption. Based on the size of applications, we also present an Integer Linear Programming and a heuristic method to place switches and network interfaces on the floorplan. Then, a power and timing aware path allocation algorithm is carried out to determine the connectivity across different switches. We perform experiments on several SoC benchmarks and present a comparison with the latest work. For small applications, the NoC topologies synthesized by our method show large improvements in power consumption (27.54%), hop-count (4%) and running time (66%) on average. And for large applications, the synthesized topologies result in large power (31.77%), hop-count (29%) and running time (94.18%) on average.

KW - Networks on chip (NoC)

KW - Placement

KW - Synthesis

KW - Topology

UR - http://www.scopus.com/inward/record.url?scp=84859380986&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84859380986&partnerID=8YFLogxK

U2 - 10.1587/transele.E95.C.534

DO - 10.1587/transele.E95.C.534

M3 - Article

VL - E95-C

SP - 534

EP - 545

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -