Concurrent faulty clock detection for crypto circuits against clock glitch based DFA

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    In this paper, a concurrent faulty clock detection method is proposed for crypto circuits against clock glitch based differential fault analysis (DFA). In the proposed method, a nonlogic buffer-based delay chain is inserted, and then by monitoring the delay along the delay chain, a possible clock glitch based DFA can be detected. Experimental results on an AES circuit show that the proposed method can successfully detect clock glitch based attacks, and the required area overhead is only 0.47% that is much smaller than previous works.

    Original languageEnglish
    Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
    Pages1432-1435
    Number of pages4
    DOIs
    Publication statusPublished - 2013
    Event2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 - Beijing
    Duration: 2013 May 192013 May 23

    Other

    Other2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
    CityBeijing
    Period13/5/1913/5/23

    Fingerprint

    Clocks
    Networks (circuits)
    Side channel attack
    Monitoring

    Keywords

    • advanced encryption standard
    • clock glitch
    • crypto circuit
    • differential fault attack
    • side-channel attacks

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Igarashi, H., Shi, Y., Yanagisawa, M., & Togawa, N. (2013). Concurrent faulty clock detection for crypto circuits against clock glitch based DFA. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 1432-1435). [6572125] https://doi.org/10.1109/ISCAS.2013.6572125

    Concurrent faulty clock detection for crypto circuits against clock glitch based DFA. / Igarashi, Hiroaki; Shi, Youhua; Yanagisawa, Masao; Togawa, Nozomu.

    Proceedings - IEEE International Symposium on Circuits and Systems. 2013. p. 1432-1435 6572125.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Igarashi, H, Shi, Y, Yanagisawa, M & Togawa, N 2013, Concurrent faulty clock detection for crypto circuits against clock glitch based DFA. in Proceedings - IEEE International Symposium on Circuits and Systems., 6572125, pp. 1432-1435, 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013, Beijing, 13/5/19. https://doi.org/10.1109/ISCAS.2013.6572125
    Igarashi H, Shi Y, Yanagisawa M, Togawa N. Concurrent faulty clock detection for crypto circuits against clock glitch based DFA. In Proceedings - IEEE International Symposium on Circuits and Systems. 2013. p. 1432-1435. 6572125 https://doi.org/10.1109/ISCAS.2013.6572125
    Igarashi, Hiroaki ; Shi, Youhua ; Yanagisawa, Masao ; Togawa, Nozomu. / Concurrent faulty clock detection for crypto circuits against clock glitch based DFA. Proceedings - IEEE International Symposium on Circuits and Systems. 2013. pp. 1432-1435
    @inproceedings{81338f8afd5d4dce91926e1146c19465,
    title = "Concurrent faulty clock detection for crypto circuits against clock glitch based DFA",
    abstract = "In this paper, a concurrent faulty clock detection method is proposed for crypto circuits against clock glitch based differential fault analysis (DFA). In the proposed method, a nonlogic buffer-based delay chain is inserted, and then by monitoring the delay along the delay chain, a possible clock glitch based DFA can be detected. Experimental results on an AES circuit show that the proposed method can successfully detect clock glitch based attacks, and the required area overhead is only 0.47{\%} that is much smaller than previous works.",
    keywords = "advanced encryption standard, clock glitch, crypto circuit, differential fault attack, side-channel attacks",
    author = "Hiroaki Igarashi and Youhua Shi and Masao Yanagisawa and Nozomu Togawa",
    year = "2013",
    doi = "10.1109/ISCAS.2013.6572125",
    language = "English",
    isbn = "9781467357609",
    pages = "1432--1435",
    booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

    }

    TY - GEN

    T1 - Concurrent faulty clock detection for crypto circuits against clock glitch based DFA

    AU - Igarashi, Hiroaki

    AU - Shi, Youhua

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2013

    Y1 - 2013

    N2 - In this paper, a concurrent faulty clock detection method is proposed for crypto circuits against clock glitch based differential fault analysis (DFA). In the proposed method, a nonlogic buffer-based delay chain is inserted, and then by monitoring the delay along the delay chain, a possible clock glitch based DFA can be detected. Experimental results on an AES circuit show that the proposed method can successfully detect clock glitch based attacks, and the required area overhead is only 0.47% that is much smaller than previous works.

    AB - In this paper, a concurrent faulty clock detection method is proposed for crypto circuits against clock glitch based differential fault analysis (DFA). In the proposed method, a nonlogic buffer-based delay chain is inserted, and then by monitoring the delay along the delay chain, a possible clock glitch based DFA can be detected. Experimental results on an AES circuit show that the proposed method can successfully detect clock glitch based attacks, and the required area overhead is only 0.47% that is much smaller than previous works.

    KW - advanced encryption standard

    KW - clock glitch

    KW - crypto circuit

    KW - differential fault attack

    KW - side-channel attacks

    UR - http://www.scopus.com/inward/record.url?scp=84883331247&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84883331247&partnerID=8YFLogxK

    U2 - 10.1109/ISCAS.2013.6572125

    DO - 10.1109/ISCAS.2013.6572125

    M3 - Conference contribution

    AN - SCOPUS:84883331247

    SN - 9781467357609

    SP - 1432

    EP - 1435

    BT - Proceedings - IEEE International Symposium on Circuits and Systems

    ER -