Content aware configurable architecture for H.264/AVC integer motion estimation engine

Yiqing Huang, Qin Liu, Takeshi Ikenaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, we contribute a configurable SAD Tree architecture based on adaptive subsampling scheme. Firstly, by further exploiting the spatial feature, the integer motion estimation process is greatly sped up. Secondly, the conventional partial sum of absolute difference (SAD) based pipeline structure is optimized into configurable SAD oriented way, which enhances the performance and solve the data reuse problem caused by adaptive scheme in the architecture level. Moreover, a cross reuse and compressor tree based circuit level optimization is introduced and 6.56% hardware cost is reduced. Experiments show that our design can averagely achieve 42.23% saving in processing cycles compared with previous design. With 323k gates at about 144.8MHz, our design can achieve real-time encoding of HDTV 1088p@30fps.

Original languageEnglish
Title of host publicationProceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009
Pages37-40
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 IEEE International Conference on Multimedia and Expo, ICME 2009 - New York, NY
Duration: 2009 Jun 282009 Jul 3

Other

Other2009 IEEE International Conference on Multimedia and Expo, ICME 2009
CityNew York, NY
Period09/6/2809/7/3

Fingerprint

Motion estimation
Engines
High definition television
Compressors
Pipelines
Hardware
Networks (circuits)
Processing
Costs
Experiments

Keywords

  • Configurable architecture
  • H.264/AVC
  • IME

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Computer Networks and Communications
  • Hardware and Architecture
  • Software

Cite this

Huang, Y., Liu, Q., & Ikenaga, T. (2009). Content aware configurable architecture for H.264/AVC integer motion estimation engine. In Proceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009 (pp. 37-40). [5202430] https://doi.org/10.1109/ICME.2009.5202430

Content aware configurable architecture for H.264/AVC integer motion estimation engine. / Huang, Yiqing; Liu, Qin; Ikenaga, Takeshi.

Proceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009. 2009. p. 37-40 5202430.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, Y, Liu, Q & Ikenaga, T 2009, Content aware configurable architecture for H.264/AVC integer motion estimation engine. in Proceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009., 5202430, pp. 37-40, 2009 IEEE International Conference on Multimedia and Expo, ICME 2009, New York, NY, 09/6/28. https://doi.org/10.1109/ICME.2009.5202430
Huang Y, Liu Q, Ikenaga T. Content aware configurable architecture for H.264/AVC integer motion estimation engine. In Proceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009. 2009. p. 37-40. 5202430 https://doi.org/10.1109/ICME.2009.5202430
Huang, Yiqing ; Liu, Qin ; Ikenaga, Takeshi. / Content aware configurable architecture for H.264/AVC integer motion estimation engine. Proceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009. 2009. pp. 37-40
@inproceedings{1c3bd8ac513f44f7ba511d42a5727784,
title = "Content aware configurable architecture for H.264/AVC integer motion estimation engine",
abstract = "In this paper, we contribute a configurable SAD Tree architecture based on adaptive subsampling scheme. Firstly, by further exploiting the spatial feature, the integer motion estimation process is greatly sped up. Secondly, the conventional partial sum of absolute difference (SAD) based pipeline structure is optimized into configurable SAD oriented way, which enhances the performance and solve the data reuse problem caused by adaptive scheme in the architecture level. Moreover, a cross reuse and compressor tree based circuit level optimization is introduced and 6.56{\%} hardware cost is reduced. Experiments show that our design can averagely achieve 42.23{\%} saving in processing cycles compared with previous design. With 323k gates at about 144.8MHz, our design can achieve real-time encoding of HDTV 1088p@30fps.",
keywords = "Configurable architecture, H.264/AVC, IME",
author = "Yiqing Huang and Qin Liu and Takeshi Ikenaga",
year = "2009",
doi = "10.1109/ICME.2009.5202430",
language = "English",
isbn = "9781424442911",
pages = "37--40",
booktitle = "Proceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009",

}

TY - GEN

T1 - Content aware configurable architecture for H.264/AVC integer motion estimation engine

AU - Huang, Yiqing

AU - Liu, Qin

AU - Ikenaga, Takeshi

PY - 2009

Y1 - 2009

N2 - In this paper, we contribute a configurable SAD Tree architecture based on adaptive subsampling scheme. Firstly, by further exploiting the spatial feature, the integer motion estimation process is greatly sped up. Secondly, the conventional partial sum of absolute difference (SAD) based pipeline structure is optimized into configurable SAD oriented way, which enhances the performance and solve the data reuse problem caused by adaptive scheme in the architecture level. Moreover, a cross reuse and compressor tree based circuit level optimization is introduced and 6.56% hardware cost is reduced. Experiments show that our design can averagely achieve 42.23% saving in processing cycles compared with previous design. With 323k gates at about 144.8MHz, our design can achieve real-time encoding of HDTV 1088p@30fps.

AB - In this paper, we contribute a configurable SAD Tree architecture based on adaptive subsampling scheme. Firstly, by further exploiting the spatial feature, the integer motion estimation process is greatly sped up. Secondly, the conventional partial sum of absolute difference (SAD) based pipeline structure is optimized into configurable SAD oriented way, which enhances the performance and solve the data reuse problem caused by adaptive scheme in the architecture level. Moreover, a cross reuse and compressor tree based circuit level optimization is introduced and 6.56% hardware cost is reduced. Experiments show that our design can averagely achieve 42.23% saving in processing cycles compared with previous design. With 323k gates at about 144.8MHz, our design can achieve real-time encoding of HDTV 1088p@30fps.

KW - Configurable architecture

KW - H.264/AVC

KW - IME

UR - http://www.scopus.com/inward/record.url?scp=70449587555&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70449587555&partnerID=8YFLogxK

U2 - 10.1109/ICME.2009.5202430

DO - 10.1109/ICME.2009.5202430

M3 - Conference contribution

SN - 9781424442911

SP - 37

EP - 40

BT - Proceedings - 2009 IEEE International Conference on Multimedia and Expo, ICME 2009

ER -