Content-aware write reduction mechanism of 3d stacked phase-change RAM based frame store in H.264 video codec system

Sanchuan Guo, Zhenyu Liu, Guohong Li, Takeshi Ikenaga, Dongsheng Wang

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

H.264 video codec system requires big capacity and high bandwidth of Frame Store (FS) for buffering reference frames. The up-todate three dimensional (3D) stacked Phase change Random Access Memory (PRAM) is the promising approach for on-chip caching the reference signals, as 3D stacking offers high memory bandwidth, while PRAM possesses the advantages in terms of high density and low leakage power. However, the write endurance problem, that is a PRAM cell can only tolerant limited number of write operations, becomes the main barrier in practical applications. This paper studies the wear reduction techniques of PRAM based FS in H.264 codec system. On the basis of rate-distortion theory, the content oriented selective writing mechanisms are proposed to reduce bit updates in the reference frame buffers. With the proposed control parameter a, our methods make the quantitative trade off between the quality degradation and the PRAM lifetime prolongation. Specifically, taking a in the range of [0.2,2], experimental results demonstrate that, our methods averagely save 29.9-35.5% bit-wise write operations and reduce 52-57% power, at the cost of 12.95-20.57% BDBR bit-rate increase accordingly.

Original languageEnglish
Pages (from-to)1273-1282
Number of pages10
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE96-A
Issue number6
DOIs
Publication statusPublished - 2013 Jun

Fingerprint

Phase Change
Random access storage
Random Access
Data storage equipment
Bandwidth
Rate-distortion
Prolongation
Caching
Stacking
Leakage
Control Parameter
Buffer
Lifetime
Durability
Degradation
Chip
Trade-offs
Update
Wear of materials
Three-dimensional

Keywords

  • H.264/AVC
  • Phase-change RAM (PRAM)
  • Three-dimensional stacking
  • Write endurance

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

Content-aware write reduction mechanism of 3d stacked phase-change RAM based frame store in H.264 video codec system. / Guo, Sanchuan; Liu, Zhenyu; Li, Guohong; Ikenaga, Takeshi; Wang, Dongsheng.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E96-A, No. 6, 06.2013, p. 1273-1282.

Research output: Contribution to journalArticle

@article{96a3356f82c64570b1635998f7635296,
title = "Content-aware write reduction mechanism of 3d stacked phase-change RAM based frame store in H.264 video codec system",
abstract = "H.264 video codec system requires big capacity and high bandwidth of Frame Store (FS) for buffering reference frames. The up-todate three dimensional (3D) stacked Phase change Random Access Memory (PRAM) is the promising approach for on-chip caching the reference signals, as 3D stacking offers high memory bandwidth, while PRAM possesses the advantages in terms of high density and low leakage power. However, the write endurance problem, that is a PRAM cell can only tolerant limited number of write operations, becomes the main barrier in practical applications. This paper studies the wear reduction techniques of PRAM based FS in H.264 codec system. On the basis of rate-distortion theory, the content oriented selective writing mechanisms are proposed to reduce bit updates in the reference frame buffers. With the proposed control parameter a, our methods make the quantitative trade off between the quality degradation and the PRAM lifetime prolongation. Specifically, taking a in the range of [0.2,2], experimental results demonstrate that, our methods averagely save 29.9-35.5{\%} bit-wise write operations and reduce 52-57{\%} power, at the cost of 12.95-20.57{\%} BDBR bit-rate increase accordingly.",
keywords = "H.264/AVC, Phase-change RAM (PRAM), Three-dimensional stacking, Write endurance",
author = "Sanchuan Guo and Zhenyu Liu and Guohong Li and Takeshi Ikenaga and Dongsheng Wang",
year = "2013",
month = "6",
doi = "10.1587/transfun.E96.A.1273",
language = "English",
volume = "E96-A",
pages = "1273--1282",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "6",

}

TY - JOUR

T1 - Content-aware write reduction mechanism of 3d stacked phase-change RAM based frame store in H.264 video codec system

AU - Guo, Sanchuan

AU - Liu, Zhenyu

AU - Li, Guohong

AU - Ikenaga, Takeshi

AU - Wang, Dongsheng

PY - 2013/6

Y1 - 2013/6

N2 - H.264 video codec system requires big capacity and high bandwidth of Frame Store (FS) for buffering reference frames. The up-todate three dimensional (3D) stacked Phase change Random Access Memory (PRAM) is the promising approach for on-chip caching the reference signals, as 3D stacking offers high memory bandwidth, while PRAM possesses the advantages in terms of high density and low leakage power. However, the write endurance problem, that is a PRAM cell can only tolerant limited number of write operations, becomes the main barrier in practical applications. This paper studies the wear reduction techniques of PRAM based FS in H.264 codec system. On the basis of rate-distortion theory, the content oriented selective writing mechanisms are proposed to reduce bit updates in the reference frame buffers. With the proposed control parameter a, our methods make the quantitative trade off between the quality degradation and the PRAM lifetime prolongation. Specifically, taking a in the range of [0.2,2], experimental results demonstrate that, our methods averagely save 29.9-35.5% bit-wise write operations and reduce 52-57% power, at the cost of 12.95-20.57% BDBR bit-rate increase accordingly.

AB - H.264 video codec system requires big capacity and high bandwidth of Frame Store (FS) for buffering reference frames. The up-todate three dimensional (3D) stacked Phase change Random Access Memory (PRAM) is the promising approach for on-chip caching the reference signals, as 3D stacking offers high memory bandwidth, while PRAM possesses the advantages in terms of high density and low leakage power. However, the write endurance problem, that is a PRAM cell can only tolerant limited number of write operations, becomes the main barrier in practical applications. This paper studies the wear reduction techniques of PRAM based FS in H.264 codec system. On the basis of rate-distortion theory, the content oriented selective writing mechanisms are proposed to reduce bit updates in the reference frame buffers. With the proposed control parameter a, our methods make the quantitative trade off between the quality degradation and the PRAM lifetime prolongation. Specifically, taking a in the range of [0.2,2], experimental results demonstrate that, our methods averagely save 29.9-35.5% bit-wise write operations and reduce 52-57% power, at the cost of 12.95-20.57% BDBR bit-rate increase accordingly.

KW - H.264/AVC

KW - Phase-change RAM (PRAM)

KW - Three-dimensional stacking

KW - Write endurance

UR - http://www.scopus.com/inward/record.url?scp=84878539187&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84878539187&partnerID=8YFLogxK

U2 - 10.1587/transfun.E96.A.1273

DO - 10.1587/transfun.E96.A.1273

M3 - Article

AN - SCOPUS:84878539187

VL - E96-A

SP - 1273

EP - 1282

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 6

ER -