Correlation power analysis based on switching glitch model

Hongying Liu, Guoyu Qian, Satoshi Goto, Yukiyasu Tsunoo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Power analysis attacks are based on analyzing the power consumption of the cryptographic devices while they perform the encryption operation. Correlation Power Analysis (CPA) attacks exploit the linear relation between the known power consumption and the predicted power consumption of cryptographic devices to recover keys. It has been one of the effective side channel attacks that threaten the security of CMOS circuits. However, few works consider the leakage of glitches at the logic gates. In this paper, we present a new power consumption model, namely Switching Glitch (SG) model, which not only considers the data dependent switching activities but also including glitch power consumptions in CMOS circuits. Additionally, from a theoretical point of view, we show how to estimate the glitch factor. The experiments against AES implementation validate the proposed model. Compared with CPA based on Hamming Distance model, the power traces of recovering keys have been decreased by as much as 28.9%.

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages191-205
Number of pages15
Volume6513 LNCS
DOIs
Publication statusPublished - 2011
Event11th International Workshop on Information Security Applications, WISA 2010 - Jeju Island
Duration: 2010 Aug 242010 Aug 26

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume6513 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other11th International Workshop on Information Security Applications, WISA 2010
CityJeju Island
Period10/8/2410/8/26

Fingerprint

Power Analysis
Correlation Analysis
Power Consumption
Electric power utilization
Attack
Hamming distance
Side Channel Attacks
Model
Logic gates
Networks (circuits)
Linear Relation
Hamming Distance
Dependent Data
Leakage
Encryption
Cryptography
Trace
Logic
Estimate
Experiment

Keywords

  • AES
  • correlation power analysis (CPA)
  • glitches
  • Hamming Distance
  • power leakage model
  • side channel attacks

ASJC Scopus subject areas

  • Computer Science(all)
  • Theoretical Computer Science

Cite this

Liu, H., Qian, G., Goto, S., & Tsunoo, Y. (2011). Correlation power analysis based on switching glitch model. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 6513 LNCS, pp. 191-205). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 6513 LNCS). https://doi.org/10.1007/978-3-642-17955-6-14

Correlation power analysis based on switching glitch model. / Liu, Hongying; Qian, Guoyu; Goto, Satoshi; Tsunoo, Yukiyasu.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6513 LNCS 2011. p. 191-205 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 6513 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, H, Qian, G, Goto, S & Tsunoo, Y 2011, Correlation power analysis based on switching glitch model. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 6513 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 6513 LNCS, pp. 191-205, 11th International Workshop on Information Security Applications, WISA 2010, Jeju Island, 10/8/24. https://doi.org/10.1007/978-3-642-17955-6-14
Liu H, Qian G, Goto S, Tsunoo Y. Correlation power analysis based on switching glitch model. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6513 LNCS. 2011. p. 191-205. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). https://doi.org/10.1007/978-3-642-17955-6-14
Liu, Hongying ; Qian, Guoyu ; Goto, Satoshi ; Tsunoo, Yukiyasu. / Correlation power analysis based on switching glitch model. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6513 LNCS 2011. pp. 191-205 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{d18ee7987352417297fdeeac0757da7d,
title = "Correlation power analysis based on switching glitch model",
abstract = "Power analysis attacks are based on analyzing the power consumption of the cryptographic devices while they perform the encryption operation. Correlation Power Analysis (CPA) attacks exploit the linear relation between the known power consumption and the predicted power consumption of cryptographic devices to recover keys. It has been one of the effective side channel attacks that threaten the security of CMOS circuits. However, few works consider the leakage of glitches at the logic gates. In this paper, we present a new power consumption model, namely Switching Glitch (SG) model, which not only considers the data dependent switching activities but also including glitch power consumptions in CMOS circuits. Additionally, from a theoretical point of view, we show how to estimate the glitch factor. The experiments against AES implementation validate the proposed model. Compared with CPA based on Hamming Distance model, the power traces of recovering keys have been decreased by as much as 28.9{\%}.",
keywords = "AES, correlation power analysis (CPA), glitches, Hamming Distance, power leakage model, side channel attacks",
author = "Hongying Liu and Guoyu Qian and Satoshi Goto and Yukiyasu Tsunoo",
year = "2011",
doi = "10.1007/978-3-642-17955-6-14",
language = "English",
isbn = "3642179541",
volume = "6513 LNCS",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "191--205",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - Correlation power analysis based on switching glitch model

AU - Liu, Hongying

AU - Qian, Guoyu

AU - Goto, Satoshi

AU - Tsunoo, Yukiyasu

PY - 2011

Y1 - 2011

N2 - Power analysis attacks are based on analyzing the power consumption of the cryptographic devices while they perform the encryption operation. Correlation Power Analysis (CPA) attacks exploit the linear relation between the known power consumption and the predicted power consumption of cryptographic devices to recover keys. It has been one of the effective side channel attacks that threaten the security of CMOS circuits. However, few works consider the leakage of glitches at the logic gates. In this paper, we present a new power consumption model, namely Switching Glitch (SG) model, which not only considers the data dependent switching activities but also including glitch power consumptions in CMOS circuits. Additionally, from a theoretical point of view, we show how to estimate the glitch factor. The experiments against AES implementation validate the proposed model. Compared with CPA based on Hamming Distance model, the power traces of recovering keys have been decreased by as much as 28.9%.

AB - Power analysis attacks are based on analyzing the power consumption of the cryptographic devices while they perform the encryption operation. Correlation Power Analysis (CPA) attacks exploit the linear relation between the known power consumption and the predicted power consumption of cryptographic devices to recover keys. It has been one of the effective side channel attacks that threaten the security of CMOS circuits. However, few works consider the leakage of glitches at the logic gates. In this paper, we present a new power consumption model, namely Switching Glitch (SG) model, which not only considers the data dependent switching activities but also including glitch power consumptions in CMOS circuits. Additionally, from a theoretical point of view, we show how to estimate the glitch factor. The experiments against AES implementation validate the proposed model. Compared with CPA based on Hamming Distance model, the power traces of recovering keys have been decreased by as much as 28.9%.

KW - AES

KW - correlation power analysis (CPA)

KW - glitches

KW - Hamming Distance

KW - power leakage model

KW - side channel attacks

UR - http://www.scopus.com/inward/record.url?scp=79251538065&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79251538065&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-17955-6-14

DO - 10.1007/978-3-642-17955-6-14

M3 - Conference contribution

SN - 3642179541

SN - 9783642179549

VL - 6513 LNCS

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 191

EP - 205

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

ER -