Cost-efficient partially-parallel irregular LDPC decoder with message passing schedule

Xing Li; Yuta Abe; Kazunori Shimizu; Zhen Qiu; Takeshi Ikenaga; Satoshi Goto

doi:10.1109/ISICIR.2007.4441910

Cost-efficient partially-parallel irregular LDPC decoder with message passing schedule

Xing Li^*, Yuta Abe, Kazunori Shimizu, Zhen Qiu, Takeshi Ikenaga, Satoshi Goto

^*Corresponding author for this work

Graduate School of Information, Production and Systems

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

7 Citations (Scopus)

Abstract

This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.

Original language	English
Title of host publication	2007 International Symposium on Integrated Circuits, ISIC
Pages	508-511
Number of pages	4
DOIs	https://doi.org/10.1109/ISICIR.2007.4441910
Publication status	Published - 2007 Dec 1
Event	2007 International Symposium on Integrated Circuits, ISIC - Singapore, Singapore Duration: 2007 Sep 26 → 2007 Sep 28

Publication series

Name	2007 International Symposium on Integrated Circuits, ISIC

Conference

Conference	2007 International Symposium on Integrated Circuits, ISIC
Country/Territory	Singapore
City	Singapore
Period	07/9/26 → 07/9/28

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ISICIR.2007.4441910

Cite this

Li, X, Abe, Y, Shimizu, K, Qiu, Z, Ikenaga, T & Goto, S 2007, Cost-efficient partially-parallel irregular LDPC decoder with message passing schedule. in 2007 International Symposium on Integrated Circuits, ISIC., 4441910, 2007 International Symposium on Integrated Circuits, ISIC, pp. 508-511, 2007 International Symposium on Integrated Circuits, ISIC, Singapore, Singapore, 07/9/26. https://doi.org/10.1109/ISICIR.2007.4441910

@inproceedings{d3508904e1164130b27c9fb3fcf226fa,

title = "Cost-efficient partially-parallel irregular LDPC decoder with message passing schedule",

abstract = "This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.",

author = "Xing Li and Yuta Abe and Kazunori Shimizu and Zhen Qiu and Takeshi Ikenaga and Satoshi Goto",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/ISICIR.2007.4441910",

language = "English",

isbn = "1424407974",

series = "2007 International Symposium on Integrated Circuits, ISIC",

pages = "508--511",

booktitle = "2007 International Symposium on Integrated Circuits, ISIC",

note = "2007 International Symposium on Integrated Circuits, ISIC ; Conference date: 26-09-2007 Through 28-09-2007",

}

TY - GEN

T1 - Cost-efficient partially-parallel irregular LDPC decoder with message passing schedule

AU - Li, Xing

AU - Abe, Yuta

AU - Shimizu, Kazunori

AU - Qiu, Zhen

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2007/12/1

Y1 - 2007/12/1

N2 - This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.

AB - This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.

UR - http://www.scopus.com/inward/record.url?scp=51549095970&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51549095970&partnerID=8YFLogxK

U2 - 10.1109/ISICIR.2007.4441910

DO - 10.1109/ISICIR.2007.4441910

M3 - Conference contribution

AN - SCOPUS:51549095970

SN - 1424407974

SN - 9781424407972

T3 - 2007 International Symposium on Integrated Circuits, ISIC

SP - 508

EP - 511

BT - 2007 International Symposium on Integrated Circuits, ISIC

T2 - 2007 International Symposium on Integrated Circuits, ISIC

Y2 - 26 September 2007 through 28 September 2007

ER -

Cost-efficient partially-parallel irregular LDPC decoder with message passing schedule

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this