Cost efficient propagate partial SAD architecture for integer motion estimation in H.264/AVC

Yiqing Huang, Zhenyu Liu, Satoshi Goto, Takeshi Ikenaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

The latest video coding standard H.264/AVC covers a wide range of applications from QCIF to HDTV. In case of HDTV, subsampling technique is widely adopted to reduce hardware cost with little video quality degradation. Moreover, experiments show that contribution of small inter search modes to video quality is trivial so that mode reduction can help to further reduce hardware cost. This paper proposes a cost efficient Propagate Partial SAD architecture for HDTV application. The highly pipelined feature of proposed architecture makes it robust to high speed impact. Compared with widely used SAD Tree structure, the proposed cost efficient structure which adopts subsampling and inter search mode reduction can reduce averagely 23.88% hardware cost with negligible video quality loss. With TSMC 0.18μm CMOS 1P6M standard cell library, the maximum clock speed of this design is 233 MHz in worst work condition (1.62, 125°C).

Original languageEnglish
Title of host publicationASICON 2007 - 2007 7th International Conference on ASIC Proceeding
Pages782-785
Number of pages4
DOIs
Publication statusPublished - 2007 Dec 1
Event2007 7th International Conference on ASIC, ASICON 2007 - Guilin, China
Duration: 2007 Oct 262007 Oct 29

Publication series

NameASICON 2007 - 2007 7th International Conference on ASIC Proceeding

Conference

Conference2007 7th International Conference on ASIC, ASICON 2007
CountryChina
CityGuilin
Period07/10/2607/10/29

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Cost efficient propagate partial SAD architecture for integer motion estimation in H.264/AVC'. Together they form a unique fingerprint.

  • Cite this

    Huang, Y., Liu, Z., Goto, S., & Ikenaga, T. (2007). Cost efficient propagate partial SAD architecture for integer motion estimation in H.264/AVC. In ASICON 2007 - 2007 7th International Conference on ASIC Proceeding (pp. 782-785). [4415747] (ASICON 2007 - 2007 7th International Conference on ASIC Proceeding). https://doi.org/10.1109/ICASIC.2007.4415747